An 8 bit 1 MS/s SAR ADC with 7.72-ENOB

Jihai Duan, Zhiyong Zhu, Jinli Deng, Weilin Xu

doi: 10.1088/1674-4926/38/8/085005

key words: SAR ADC, dynamic latch comparator, output offset voltage storage technology, kickback noise