## Journal of Semiconductors

105001

Volume 30 Number 10 October 2009

	SEMICONDUCTOR PHYSICS
102001	Photoluminescence spectroscopy of sputtering Er-doped silicon-rich silicon nitride films (4 pages) Ding Wuchang, Zuo Yuhua, Zhang Yun, Guo Jianchuan, Cheng Buwen, Yu Jinzhong, Wang Qiming, Guo Hengqun, Lü Peng, and Shen Jiwei
102002	<b>Observation of ferromagnetism in highly oxygen-deficient HfO<sub>2</sub> films</b> (5 pages)  Jiang Ran and Zhang Yan
102003	Influence of annealed ohmic contact metals on electron mobility of strained AlGaN/GaN heterostructures (3 pages) Zhao Jianzhi, Lin Zhaojun, Corrigan T D, Zhang Yu, Li Huijun, and Wang Zhanguo
	SEMICONDUCTOR MATERIALS
103001	High quality AlGaN grown on a high temperature AlN template by MOCVD (4 pages) Yan Jianchang, Wang Junxi, Liu Naixin, Liu Zhe, Ruan Jun, and Li Jinmin
103002	Growth of CdS crystals by the physical vapor transport method (4 pages) Cheng Hongjuan, Xu Yongkuan, Yang Wei, Yu Xianglu, Yan Ruyue, and Lai Zhanping
103003	<b>Leakage current mechanisms of ultrathin high-</b> κ <b>Er</b> <sub>2</sub> <b>O</b> <sub>3</sub> <b>gate dielectric film</b> (6 pages) Wu Deqi, Yao Jincheng, Zhao Hongsheng, Chang Aimin, and Li Feng
	SEMICONDUCTOR DEVICES
104001	Impacts of additive uniaxial strain on hole mobility in bulk Si and strained-Si p-MOSFETs (6 pages) Zhao Shuo, Guo Lei, Wang Jing, Xu Jun, and Liu Zhihong
104002	Effects of silicon nitride diffusion barrier on germanium MOS capacitors with HfON gate dielectrics (5 pages) Hu Aibin and Xu Qiuxia
104003	Improvements on high voltage performance of power static induction transistors (5 pages) Wang Yongshun, Li Hairong, Wang Ziting, and Li Siyuan
104004	Thermal characteristics investigation of high voltage grounded gate-LDMOS under ESD stress conditions (3 pages) Sun Weifeng, Qian Qinsong, Wang Wen, and Yi Yangbo
104005	Research into charge pumping method technique for hot-carrier degradation measurement of LDMOS (5 pages) Qian Qinsong, Liu Siyang, Sun Weifeng, and Shi Longxing
104006	Thermal time constant of a terminating type MEMS microwave power sensor (4 pages) Xu Yinglin and Liao Xiaoping
104007	Experimental analysis of an MIM capacitor with a concave shield (4 pages) Liu Lintao, Yu Mingyan, and Wang Jinxiang
104008	<b>Design and simulation of blue/violet sensitive photodetectors in silicon-on-insulator</b> (4 pages) Han Zhitao, Chu Jinkui, Meng Fantao, and Jin Rencheng
	SEMICONDUCTOR INTEGRATED CIRCUITS

A novel 2.95–3.65 GHz CMOS LC-VCO using tuning curve compensation (5 pages)

Xiao Shimao, Ma Chengyan, and Ye Tianchun

105003 A 11 mW7 9d B DR A2 modulator for ADSL applications (5 pages)    Zhu Yingjia, Liu Liyuan, and Li Dongmei 105004 A dual-mode complex filter for GNSS receivers with frequency tuning (5 pages)    Gan Yebing, Ma Chengyan, and Yuan Guoshun 105005 1-Glo/s zero-pole cancellation CMOS transimpedance amplifier for Gigabit Ethernet applications (5 pages)    Huang Beiju, Zhang Xu, and Chen Hongda 105006 A direct digital frequency synthesizer with high-speed current-steering DAC (8 pages)    Yu Jinshan, Fu Dongbing, Li Rwrhang, Yao Yafeng, Yan Gang, Liu Jun, Zhang Ruitao, Yu Zhou, and Li Tun 105007 Design of a high-order single-loop ΣΔ ADC followed by a decimator in 0.18 μm CMOS technology (6 pages)    Li Di, Yang Yintang, Shi Lichun, and Wu Xiaofeng 105008 A 10-bit low power SAR A/D converter based on 90 nm CMOS (8 pages)    Tong Xingyuan, Yang Yintang, Zhu Zhangming, Xiao Yan, and Chen Jianming 105009 10 Gb/s OEIC optical receiver front-end and 3.125 Gb/s PHEMT limiting amplifier (4 pages)    Fan Chao, Chen Tangsheng, Yang Lijie, Feng Ou, Jiao Shilong, Wu Yunfeng, and Ye Yutang 105010 A monolithic, standard CMOS, fully differential optical receiver with an integrated MSM photodetector (3 pages)    Yu Changliang, Mao Luhong, Xiao Xindong, Xie Sheng, and Zhang Shilin 105011 An area-saving dual-path loop filter for low-voltage integrated phase-locked loops (6 pages)    Pan Jie, Yang Haigang, and Yang Liiwu 105012 Research and design of a novel current mode charge pump (5 pages)    Li Xianrui, Lai Xinquan, Li Yushan, and Ye Qiang 105013 Design and noise analysis of a fully-differential charge pump for phase-locked loops (6 pages)    Gong Zhichao, Lu Lei, Liao Youchun, and Tang Zhangwen 105014 A multiple-pass ring oscillator based dual-loop phase-locked loop (5 pages)    Chen Danfeng, Ren Junyan, Deng Jingjing, Li Wei, and Li Ning 105015 A novel noise optimization technique for inductively degenerated CMOS LNA (6 pages)    Geng Zhicinao, Universe and Shen Shanhu 106001 Adjustment of NiSi/ns-Si SBH by post-silicide of	105002	Effect of nucleation layer morphology on crystal quality, surface morphology and electrical properties of AlGaN/GaN heterostructures (3 pages)  Duan Huantao, Hao Yue, and Zhang Jincheng
105004 A dual-mode complex filter for GNSS receivers with frequency tuning (3 pages) Gan Yebing, Ma Chengyan, and Yuan Guoshun 105005 1-Gb/s zero-pole cancellation CMOS transimpedance amplifier for Gigabit Ethernet applications (5 pages) Huang Beiju, Zhang Xu, and Chen Hongda 105006 A direct digital frequency synthesizer with high-speed current-steering DAC (8 pages) Yu Jinshan, Fu Dongbing, Li Ruzhang, Yao Yafeng, Yan Gang, Liu Jun, Zhang Ruitao, Yu Zhou, and Li Tun 105007 Design of a high-order single-loop ΣΔ ADC followed by a decimator in 0.18 μm CMOS technology (6 pages) Li Di, Yang Yintang, Shi Lichun, and Wu Xiaofeng 105008 A 10-bit low power SAR A/D converter based on 90 nm CMOS (8 pages) Tong Xingyuan, Yang Yintang, Zhu Zhangming, Xiao Yan, and Chen Jianming 105009 10 Gb/s OEIC optical receiver front-end and 3.125 Gb/s PHEMT limiting amplifier (4 pages) Fan Chao, Chen Tangsheng, Yang Lijie, Feng Ou, Jiao Shilong, Wu Yunfeng, and Ye Yutang 105010 A monolithic, standard CMOS, fully differential optical receiver with an integrated MSM photodetector (3 pages) Yu Changliang, Mao Luhong, Xiao Xindong, Xie Sheng, and Zhang Shilin 105011 An area-saving dual-path loop filter for low-voltage integrated phase-locked loops (6 pages) Pan Jie, Yang Haigang, and Yang Liwu 105012 Research and design of a novel current mode charge pump (5 pages) Li Xianrui, Lai Xinquan, Li Yushan, and Ye Qiang 105013 Design and noise analysis of a fully-differential charge pump for phase-locked loops (6 pages) Gong Zhichao, Lu Lei, Liao Youchun, and Tang Zhangwen 105014 A multiple-pass ring oscillator based dual-loop phase-locked loop (5 pages) Chen Danfeng, Ren Junyan, Deng Jingjing, Li Wei, and Li Ning 105015 A novel noise optimization technique for inductively degenerated CMOS LNA (6 pages) Geng Zhiqing, Wang Haiyong, and Wu Nanjian SEMICONDUCTOR TECHNOLOGY 106001 Adjustment of NiSi/n-Si SBH by post-silicide of dopant segregation process (4 pages) Shang Haiping and Xu Qiuxia 106002 Seamless-merging-oriented parallel inverse lithogra	105003	
Gan Yebing, Ma Chengyan, and Yuan Guoshun		Zhu Yingjia, Liu Liyuan, and Li Dongmei
<ul> <li>Huang Beiju, Zhang Xu, and Chen Hongda</li> <li>105006 A direct digital frequency synthesizer with high-speed current-steering DAC (8 pages)         Yu Jinshan, Fu Dongbing, Li Ruzhang, Yao Yafeng, Yan Gang, Liu Jun, Zhang Ruitao, Yu Zhou, and Li Tun</li> <li>105007 Design of a high-order single-loop ΣA ADC followed by a decimator in 0.18 μm CMOS technology (6 pages)         Li Di, Yang Yintang, Shi Lichun, and Wu Xiaofeng</li> <li>105008 A 10-bit low power SAR A/D converter based on 90 nm CMOS (8 pages)         Tong Xingyuan, Yang Yintang, Zhu Zhangming, Xiao Yan, and Chen Jianming</li> <li>105009 10 Gb/s OEIC optical receiver front-end and 3.125 Gb/s PHEMT limiting amplifier (4 pages)         Fan Chao, Chen Tangsheng, Yang Lijie, Feng Ou, Jiao Shilong, Wu Yunfeng, and Ye Yutang</li> <li>105010 A monolithic, standard CMOS, fully differential optical receiver with an integrated MSM photodetector (3 pages)         Yu Changliang, Mao Luhong, Xiao Xindong, Xie Sheng, and Zhang Shilin</li> <li>105011 An area-saving dual-path loop filter for low-voltage integrated phase-locked loops (6 pages)         Pan Jie, Yang Haigang, and Yang Liwu</li> <li>105012 Research and design of a novel current mode charge pump (5 pages)         Li Xianrui, Lai Xinquan, Li Yushan, and Ye Qiang</li> <li>105013 Design and noise analysis of a fully-differential charge pump for phase-locked loops (6 pages)         Gong Zhichao, Lu Lei, Liao Youchun, and Tang Zhangwen</li> <li>105014 A multiple-pass ring oscillator based dual-loop phase-locked loop (5 pages)         Chen Danfeng, Ren Junyan, Deng Jingjing, Li Wei, and Li Ning</li> <li>105015 A novel noise optimization technique for inductively degenerated CMOS LNA (6 pages)         Geng Zhiqing, Wang Haiyong, and Wu Nanjian         SEMICONDUCTOR TECHNOLOGY</li> <li>106001 Adjustment of NiSi/n-Si SBH by post-silicide of dopant segregation process (4 pages)         Shang Haiping and Xu Qiuxia</li> <li>106002 Seamless-merging-oriente</li></ul>	105004	
<ul> <li>Yu Jinshan, Fu Dongbing, Li Ruzhang, Yao Yafeng, Yan Gang, Liu Jun, Zhang Ruitao, Yu Zhou, and Li Tun</li> <li>105007 Design of a high-order single-loop ΣA ADC followed by a decimator in 0.18 μm CMOS technology (6 pages) Li Di, Yang Yintang, Shi Lichun, and Wu Xiaofeng</li> <li>105008 A 10-bit low power SAR A/D converter based on 90 nm CMOS (8 pages) Tong Xingyuan, Yang Yintang, Zhu Zhangming, Xiao Yan, and Chen Jianming</li> <li>105009 10 Gb/s OEIC optical receiver front-end and 3.125 Gb/s PHEMT limiting amplifier (4 pages) Fan Chao, Chen Tangsheng, Yang Lijie, Feng Ou, Jiao Shilong, Wu Yunfeng, and Ye Yutang</li> <li>105010 A monolithic, standard CMOS, fully differential optical receiver with an integrated MSM photodetector (3 pages)</li></ul>	105005	
Li Di, Yang Yintang, Shi Lichun, and Wu Xiaofeng  105008 A 10-bit low power SAR A/D converter based on 90 nm CMOS (8 pages) Tong Xingyuan, Yang Yintang, Zhu Zhangming, Xiao Yan, and Chen Jianming  105009 10 Gb/s OEIC optical receiver front-end and 3.125 Gb/s PHEMT limiting amplifier (4 pages) Fan Chao, Chen Tangsheng, Yang Lijie, Feng Ou, Jiao Shilong, Wu Yunfeng, and Ye Yutang  105010 A monolithic, standard CMOS, fully differential optical receiver with an integrated MSM photodetector (3 pages) Yu Changliang, Mao Luhong, Xiao Xindong, Xie Sheng, and Zhang Shilin  105011 An area-saving dual-path loop filter for low-voltage integrated phase-locked loops (6 pages) Pan Jie, Yang Haigang, and Yang Liwu  105012 Research and design of a novel current mode charge pump (5 pages) Li Xianrui, Lai Xinquan, Li Yushan, and Ye Qiang  105013 Design and noise analysis of a fully-differential charge pump for phase-locked loops (6 pages) Gong Zhichao, Lu Lei, Liao Youchun, and Tang Zhangwen  105014 A multiple-pass ring oscillator based dual-loop phase-locked loop (5 pages) Chen Danfeng, Ren Junyan, Deng Jingjing, Li Wei, and Li Ning  105015 A novel noise optimization technique for inductively degenerated CMOS LNA (6 pages) Geng Zhiqing, Wang Haiyong, and Wu Nanjian  SEMICONDUCTOR TECHNOLOGY  Adjustment of NiSi/n-Si SBH by post-silicide of dopant segregation process (4 pages) Shang Haiping and Xu Qiuxia  106002 Seamless-merging-oriented parallel inverse lithography technology (6 pages) Yang Yiwei, Shi Zheng, and Shen Shanhu  A wafer-level 3D packaging structure with Benzocyclobutene as a dielectric for multichip module fabrication (6 pages)	105006	
Tong Xingyuan, Yang Yintang, Zhu Zhangming, Xiao Yan, and Chen Jianming  105009 10 Gb/s OEIC optical receiver front-end and 3.125 Gb/s PHEMT limiting amplifier (4 pages) Fan Chao, Chen Tangsheng, Yang Lijie, Feng Ou, Jiao Shilong, Wu Yunfeng, and Ye Yutang  105010 A monolithic, standard CMOS, fully differential optical receiver with an integrated MSM photodetector (3 pages) Yu Changliang, Mao Luhong, Xiao Xindong, Xie Sheng, and Zhang Shilin  105011 An area-saving dual-path loop filter for low-voltage integrated phase-locked loops (6 pages) Pan Jie, Yang Haigang, and Yang Liwu  105012 Research and design of a novel current mode charge pump (5 pages) Li Xianrui, Lai Xinquan, Li Yushan, and Ye Qiang  105013 Design and noise analysis of a fully-differential charge pump for phase-locked loops (6 pages) Gong Zhichao, Lu Lei, Liao Youchun, and Tang Zhangwen  105014 A multiple-pass ring oscillator based dual-loop phase-locked loop (5 pages) Chen Danfeng, Ren Junyan, Deng Jingjing, Li Wei, and Li Ning  105015 A novel noise optimization technique for inductively degenerated CMOS LNA (6 pages) Geng Zhiqing, Wang Haiyong, and Wu Nanjian  SEMICONDUCTOR TECHNOLOGY  106001 Adjustment of NiSi/n-Si SBH by post-silicide of dopant segregation process (4 pages) Shang Haiping and Xu Qiuxia  106002 Seamless-merging-oriented parallel inverse lithography technology (6 pages) Yang Yiwei, Shi Zheng, and Shen Shanhu  106003 A wafer-level 3D packaging structure with Benzocyclobutene as a dielectric for multichip module fabrication (6 pages)	105007	
Fan Chao, Chen Tangsheng, Yang Lijie, Feng Ou, Jiao Shilong, Wu Yunfeng, and Ye Yutang  105010 A monolithic, standard CMOS, fully differential optical receiver with an integrated MSM photodetector (3 pages) Yu Changliang, Mao Luhong, Xiao Xindong, Xie Sheng, and Zhang Shilin  105011 An area-saving dual-path loop filter for low-voltage integrated phase-locked loops (6 pages) Pan Jie, Yang Haigang, and Yang Liwu  105012 Research and design of a novel current mode charge pump (5 pages) Li Xianrui, Lai Xinquan, Li Yushan, and Ye Qiang  105013 Design and noise analysis of a fully-differential charge pump for phase-locked loops (6 pages) Gong Zhichao, Lu Lei, Liao Youchun, and Tang Zhangwen  105014 A multiple-pass ring oscillator based dual-loop phase-locked loop (5 pages) Chen Danfeng, Ren Junyan, Deng Jingjing, Li Wei, and Li Ning  105015 A novel noise optimization technique for inductively degenerated CMOS LNA (6 pages) Geng Zhiqing, Wang Haiyong, and Wu Nanjian  SEMICONDUCTOR TECHNOLOGY  106001 Adjustment of NiSi/n-Si SBH by post-silicide of dopant segregation process (4 pages) Shang Haiping and Xu Qiuxia  106002 Seamless-merging-oriented parallel inverse lithography technology (6 pages) Yang Yiwei, Shi Zheng, and Shen Shanhu  106003 A wafer-level 3D packaging structure with Benzocyclobutene as a dielectric for multichip module fabrication (6 pages)	105008	
Yu Changliang, Mao Luhong, Xiao Xindong, Xie Sheng, and Zhang Shilin  105011 An area-saving dual-path loop filter for low-voltage integrated phase-locked loops (6 pages) Pan Jie, Yang Haigang, and Yang Liwu  105012 Research and design of a novel current mode charge pump (5 pages) Li Xianrui, Lai Xinquan, Li Yushan, and Ye Qiang  105013 Design and noise analysis of a fully-differential charge pump for phase-locked loops (6 pages) Gong Zhichao, Lu Lei, Liao Youchun, and Tang Zhangwen  105014 A multiple-pass ring oscillator based dual-loop phase-locked loop (5 pages) Chen Danfeng, Ren Junyan, Deng Jingjing, Li Wei, and Li Ning  105015 A novel noise optimization technique for inductively degenerated CMOS LNA (6 pages) Geng Zhiqing, Wang Haiyong, and Wu Nanjian SEMICONDUCTOR TECHNOLOGY  106001 Adjustment of NiSi/n-Si SBH by post-silicide of dopant segregation process (4 pages) Shang Haiping and Xu Qiuxia  106002 Seamless-merging-oriented parallel inverse lithography technology (6 pages) Yang Yiwei, Shi Zheng, and Shen Shanhu  106003 A wafer-level 3D packaging structure with Benzocyclobutene as a dielectric for multichip module fabrication (6 pages)	105009	
105011 An area-saving dual-path loop filter for low-voltage integrated phase-locked loops (6 pages) Pan Jie, Yang Haigang, and Yang Liwu  105012 Research and design of a novel current mode charge pump (5 pages) Li Xianrui, Lai Xinquan, Li Yushan, and Ye Qiang  105013 Design and noise analysis of a fully-differential charge pump for phase-locked loops (6 pages) Gong Zhichao, Lu Lei, Liao Youchun, and Tang Zhangwen  105014 A multiple-pass ring oscillator based dual-loop phase-locked loop (5 pages) Chen Danfeng, Ren Junyan, Deng Jingjing, Li Wei, and Li Ning  105015 A novel noise optimization technique for inductively degenerated CMOS LNA (6 pages) Geng Zhiqing, Wang Haiyong, and Wu Nanjian  SEMICONDUCTOR TECHNOLOGY  106001 Adjustment of NiSi/n-Si SBH by post-silicide of dopant segregation process (4 pages) Shang Haiping and Xu Qiuxia  106002 Seamless-merging-oriented parallel inverse lithography technology (6 pages) Yang Yiwei, Shi Zheng, and Shen Shanhu  106003 A wafer-level 3D packaging structure with Benzocyclobutene as a dielectric for multichip module fabrication (6 pages)	105010	
Pan Jie, Yang Haigang, and Yang Liwu  105012 Research and design of a novel current mode charge pump (5 pages) Li Xianrui, Lai Xinquan, Li Yushan, and Ye Qiang  105013 Design and noise analysis of a fully-differential charge pump for phase-locked loops (6 pages) Gong Zhichao, Lu Lei, Liao Youchun, and Tang Zhangwen  105014 A multiple-pass ring oscillator based dual-loop phase-locked loop (5 pages) Chen Danfeng, Ren Junyan, Deng Jingjing, Li Wei, and Li Ning  105015 A novel noise optimization technique for inductively degenerated CMOS LNA (6 pages) Geng Zhiqing, Wang Haiyong, and Wu Nanjian SEMICONDUCTOR TECHNOLOGY  106001 Adjustment of NiSi/n-Si SBH by post-silicide of dopant segregation process (4 pages) Shang Haiping and Xu Qiuxia  106002 Seamless-merging-oriented parallel inverse lithography technology (6 pages) Yang Yiwei, Shi Zheng, and Shen Shanhu  106003 A wafer-level 3D packaging structure with Benzocyclobutene as a dielectric for multichip module fabrication (6 pages)		Yu Changliang, Mao Luhong, Xiao Xindong, Xie Sheng, and Zhang Shilin
Li Xianrui, Lai Xinquan, Li Yushan, and Ye Qiang  105013 Design and noise analysis of a fully-differential charge pump for phase-locked loops (6 pages) Gong Zhichao, Lu Lei, Liao Youchun, and Tang Zhangwen  105014 A multiple-pass ring oscillator based dual-loop phase-locked loop (5 pages) Chen Danfeng, Ren Junyan, Deng Jingjing, Li Wei, and Li Ning  105015 A novel noise optimization technique for inductively degenerated CMOS LNA (6 pages) Geng Zhiqing, Wang Haiyong, and Wu Nanjian  SEMICONDUCTOR TECHNOLOGY  106001 Adjustment of NiSi/n-Si SBH by post-silicide of dopant segregation process (4 pages) Shang Haiping and Xu Qiuxia  106002 Seamless-merging-oriented parallel inverse lithography technology (6 pages) Yang Yiwei, Shi Zheng, and Shen Shanhu  106003 A wafer-level 3D packaging structure with Benzocyclobutene as a dielectric for multichip module fabrication (6 pages)	105011	
Gong Zhichao, Lu Lei, Liao Youchun, and Tang Zhangwen  105014 A multiple-pass ring oscillator based dual-loop phase-locked loop (5 pages) Chen Danfeng, Ren Junyan, Deng Jingjing, Li Wei, and Li Ning  105015 A novel noise optimization technique for inductively degenerated CMOS LNA (6 pages) Geng Zhiqing, Wang Haiyong, and Wu Nanjian  SEMICONDUCTOR TECHNOLOGY  106001 Adjustment of NiSi/n-Si SBH by post-silicide of dopant segregation process (4 pages) Shang Haiping and Xu Qiuxia  106002 Seamless-merging-oriented parallel inverse lithography technology (6 pages) Yang Yiwei, Shi Zheng, and Shen Shanhu  106003 A wafer-level 3D packaging structure with Benzocyclobutene as a dielectric for multichip module fabrication (6 pages)	105012	
Chen Danfeng, Ren Junyan, Deng Jingjing, Li Wei, and Li Ning  105015 A novel noise optimization technique for inductively degenerated CMOS LNA (6 pages) Geng Zhiqing, Wang Haiyong, and Wu Nanjian  SEMICONDUCTOR TECHNOLOGY  106001 Adjustment of NiSi/n-Si SBH by post-silicide of dopant segregation process (4 pages) Shang Haiping and Xu Qiuxia  106002 Seamless-merging-oriented parallel inverse lithography technology (6 pages) Yang Yiwei, Shi Zheng, and Shen Shanhu  106003 A wafer-level 3D packaging structure with Benzocyclobutene as a dielectric for multichip module fabrication (6 pages)	105013	
Geng Zhiqing, Wang Haiyong, and Wu Nanjian  SEMICONDUCTOR TECHNOLOGY  106001 Adjustment of NiSi/n-Si SBH by post-silicide of dopant segregation process (4 pages) Shang Haiping and Xu Qiuxia  106002 Seamless-merging-oriented parallel inverse lithography technology (6 pages) Yang Yiwei, Shi Zheng, and Shen Shanhu  106003 A wafer-level 3D packaging structure with Benzocyclobutene as a dielectric for multichip module fabrication (6 pages)	105014	
106001 Adjustment of NiSi/n-Si SBH by post-silicide of dopant segregation process (4 pages) Shang Haiping and Xu Qiuxia  106002 Seamless-merging-oriented parallel inverse lithography technology (6 pages) Yang Yiwei, Shi Zheng, and Shen Shanhu  106003 A wafer-level 3D packaging structure with Benzocyclobutene as a dielectric for multichip module fabrication (6 pages)	105015	
Shang Haiping and Xu Qiuxia  106002 Seamless-merging-oriented parallel inverse lithography technology (6 pages) Yang Yiwei, Shi Zheng, and Shen Shanhu  106003 A wafer-level 3D packaging structure with Benzocyclobutene as a dielectric for multichip module fabrication (6 pages)		SEMICONDUCTOR TECHNOLOGY
Yang Yiwei, Shi Zheng, and Shen Shanhu  106003 A wafer-level 3D packaging structure with Benzocyclobutene as a dielectric for multichip module fabrication (6 pages)	106001	
fabrication (6 pages)	106002	
	106003	fabrication (6 pages)