

Total Dose Radiation-Hard 0.8 μ m SOI CMOS Transistors and ASIC

Xiao Zhiqiang^{1,2}, Hong Genshen², Zhang Bo^{1,†}, and Liu Zhongli³

(1 *IC Design Center, University of Electronic Science and Technology of China, Chengdu 610054, China*)

(2 *The 58th Research Institute, China Electronics Technology Group Corporation, Wuxi 214035, China*)

(3 *Institute of Semiconductors, Chinese Academy of Sciences, Beijing 100083, China*)

Abstract: This paper presents the total dose radiation performance of 0.8 μ m SOI CMOS devices fabricated with full dose SIMOX technology. The radiation performance is characterized by threshold voltage shifts and leakage currents of transistors and standby currents of ASIC as functions of the total dose up to 500krad(Si). The experimental results show that the worst case threshold voltage shifts of front channels are less than 320mV for pMOS transistors under off-gate radiation bias at 1Mrad(Si) and less than 120mV for nMOS transistors under on-gate radiation bias. No significant radiation-induced leakage current is observed in transistors to 1Mrad(Si). The standby currents of ASIC are less than the specification of 5 μ A over the total dose range of 500krad(Si).

Key words: SOI; SIMOX; radiation; ASIC

EEACC: 2560

CLC number: TN386.1

Document code: A

Article ID: 0253-4177(2006)10-1750-05

1 Introduction

Silicon-on-insulator(SOI) technology has attracted great interest lately because of its major advantages over bulk substrates, including total device isolation, speed, and density^[1].

For hardened applications, SOI technologies present several advantages over their bulk counterparts. They are immune to latch-up, thanks to the complete dielectric isolation of their transistors. Moreover, their small sensitive volume limited by the buried oxide ensures a low sensitivity to single event effects^[2,3]. A very high total dose hardening level can also be achieved with partially-depleted SOI technologies^[4~15].

In order to improve the total dose radiation hardness of ASIC, we develop a total dose radiation-hard 0.8 μ m SOI CMOS process. In this paper, key radiation sensitive parameters such as the threshold voltages of individual transistors and leakage currents as a function of total dose will be investigated and discussed. Specifically, the radiation-induced threshold voltage shifts of front and back channel transistors are used to assess the radiation hardness of the gate oxide and the buried oxide, and the radiation-induced leakage currents

of transistors and standby currents of ASIC will be presented to assess the isolation oxide.

2 Experiment

Our 0.8 μ m SOI CMOS transistors and ASIC were fabricated on full dose SIMOX wafers. We found that SIMOX materials meeting these requirements yield ASIC reasonably well. The buried oxide thickness is approximately 375nm, and the top silicon thickness is approximately 235nm. In our 0.8 μ m SOI CMOS technology, n and p wells are implanted to create partially depleted surface channel nMOS transistors and buried channel pMOS transistors, so that a neutral region always exists between the front and back gates. A single n⁺ polysilicon gate technology was used. We used LOCOS isolation and two layers of metal.

To improve the front channel capabilities of nMOS and to ensure enough back channel threshold voltage, research has been done to optimize the channel doping process of nMOS, and the device structure used in the circuit design has been hardened as well. Then at a high dose of 1Mrad (Si) of radiation, the back channel threshold voltage can exceed 23V.

† Corresponding author. Email: zhangbo@uestc.edu.cn

Received 18 January 2006, revised manuscript received 17 May 2006

The individual transistors in the process monitor, used for testing, are totally oxide-isolated. The gate length is 0.8 μm , and the gate oxide thickness is 17.5nm. We have used lightly doped drain (LDD) technology for both nMOSFETs and pMOSFETs.

We used an HP 4145A parametric analyzer for characterizing the input and output characteristics of the individual transistors before radiation testing. We used an ARACOR model 4100 X-ray source for the total ionizing radiation testing. The total dose radiation effects for individual transistors were characterized by radiation-induced threshold voltage shifts and leakage currents as functions of the total dose up to 1 Mrad(Si). The dose rate used for testing individual transistors is 15krad(Si)/min. Worst-case radiation effects (largest shift under a specific irradiation bias) are emphasized and presented. In this paper we will adopt worst-case bias conditions with respect to MOSFETs; that is, the pMOS transistors were at off-gate bias and the nMOS transistors were at on-gate bias. The worst-case bias will be given in the inset of each figure showing the respective radiation test. A voltage of 5V is used in the radiation bias.

3 Results and discussion

3.1 Pre-radiation results

Figure 1 shows typical output current-voltage characteristics of an 8.0/0.8 surface channel nMOS transistor. The negative conductance effect is very small for the 0.8 μm SOI nMOS transistors at $V_{\text{ds}} = 5\text{V}$. Figure 2 shows typical output current-voltage characteristics of an 8.0/0.8 surface channel pMOS transistor. The sloped saturation region is typical of the buried channel pMOS transistors.

From Figs. 1 and 2, it can be seen that when $V_{\text{gs}} = \pm 5\text{V}$, the saturation current is 1.8mA for nMOS and 1.29mA for pMOS. For nMOS, because of the SCBE (substrate current body effect) and the self-heating effect, I_{ds} increases distinctly with a large V_{ds} , and negative resistance can be observed for a large I_{ds} . For pMOS, an unsaturated current effect can be observed obviously for the same reason.




Fig. 1 Output characteristics of an 8.0/0.8 nMOS-FET




Fig. 2 Output characteristics of an 8.0/0.8 pMOS-FET

The input current-voltage characteristics of an n-channel transistor are shown in Fig. 3 at $V_{\text{ds}} = 0.1\text{V}$, and that of a p-channel transistor are shown in Fig. 4 at $V_{\text{ds}} = -0.1\text{V}$. Very low leakage currents ($\sim 0.25\text{pA}/\mu\text{m}$) were observed for these 0.8 μm n-channel transistors, and $\sim 0.02\text{pA}/\mu\text{m}$ for 0.8 μm p-channel transistors. For SOI MOS devices, since there is no large area of pn junctions compared to the bulk MOS, the leakage current is much smaller.




Fig. 3 Input characteristics of an 8.0/0.8 nMOSFET




Fig.4 Input characteristics of an 8.0/0.8 pMOSFET

Before radiation testing, the front channel threshold voltages (V_{t1}) and back channel threshold voltages (V_{t2}) of individual transistors were measured. Their average values are summarized in Table 1. We also measured the breakdown voltages of these transistors, which are greater than 10V.

Table 1 Pre-radiation threshold voltages

Parameter	V_{t1}/V	V_{t2}/V
nMOS	1.2 ± 0.05	38 ± 2
pMOS	-0.9 ± 0.05	-13 ± 1.5

3.2 Post-radiation results

First, we did the radiation response test on bench for individual 8.0/0.8 transistors. The total dose conditions used were 100krad(Si), 200krad(Si), 500krad(Si), and 1Mrad(Si). The threshold voltage of the front and back channels shift toward the negative direction for nMOS and pMOS devices because of the radiation-generated holes in the buried oxide.

Figure 5 shows the radiation-induced shift in input characteristics for a front channel nMOSFET at on-gate radiation bias ($V_g = 5V, V_s = V_d = V_{body} = V_{back} = 0V$). A small shift is observed, implying that the gate oxide is hard. The worst case threshold voltage shifts of the front channels are less than 120mV for nMOS transistors at 1Mrad(Si).

Figure 6 shows the radiation-induced shift in input characteristics of an 8.0/0.8 back channel nMOSFET at on-gate radiation bias ($V_g = 5V, V_s = V_d = V_{body} = V_{back} = 0V$). The threshold voltage of the back channel is taken at a back gate voltage where the conduction current is $1\mu A$. Although a large shift (16V) is seen, the back channel threshold voltage is 23V at 1Mrad(Si); that is, a large




Fig.5 Radiation-induced shift of input characteristics of an 8/0.8 front channel nMOSFET (Radiation bias: $V_g = 5V, V_s = V_d = V_{body} = V_{back} = 0V$)

margin still exists for the back channel nMOS transistor.




Fig.6 Radiation-induced shift of input characteristics of an 8/0.8 back channel nMOSFET (Radiation bias: $V_g = 5V, V_s = V_d = V_{body} = V_{back} = 0V$)

The back channel threshold voltage shift of nMOS is relatively large, which is similar to the result of Ref. [11]. In Ref. [11], the back channel threshold voltage shift of nMOS goes toward saturation when the total dose of radiation exceeds 1Mrad(SiO₂), but this phenomenon has not been observed in this work.

Figure 7 shows the radiation-induced shift in input characteristics of a front channel pMOSFET at off-gate radiation bias ($V_g = V_s = V_{body} = 5V, V_{back} = V_d = 0V$). A larger shift is seen for the pMOS transistor than for the nMOS transistor. The worst case threshold voltage shifts of the front channels are less than 320mV for pMOS transistors at 1Mrad(Si).

Figure 8 shows the radiation-induced shift in input characteristics of an 8.0/0.8 back channel pMOSFET at off-gate radiation bias ($V_s = V_g =$




Fig.7 Radiation-induced shift of input characteristics of an 8/0.8 front channel pMOSFET (Radiation bias: $V_g = V_s = V_{body} = 5V, V_{back} = V_d = 0V$)

$V_{body} = 5V, V_{back} = V_d = 0V$). The threshold voltage of the back channel is again taken at a back gate voltage where the conduction current is $1\mu A$. The radiation-induced threshold shift is less than 3V. The back channel threshold voltage at 1Mrad(Si) is $\sim -15.4V$, so a large margin also exists for the pMOSFET.




Fig.8 Radiation-induced shift of input characteristics of an 8/0.8 back channel pMOSFET (Radiation bias: $V_g = V_s = V_{body} = 5V, V_{back} = V_d = 0V$)

It can be seen from Figs.5~8 that the saturation current of nMOS rises with the increase of the total dose radiation. After the radiation at 1Mrad(Si) total dose, the saturation current I_{dsat} ($V_{gs} = 5V, V_{ds} = 5V$) rises from 1.8mA before radiation to 2.1mA, which is an increase of about 16.7%. Compared to nMOS, the front channel threshold voltage shift of pMOS is much larger. This is because the positive-charged hole trapped in the buried oxide is coupled with the front channel. In addition, the threshold voltage shift of the back and front channels of pMOS goes toward saturation when the total dose radiation reaches

1Mrad(Si). The saturation current of pMOS decreases with the increase of the total dose radiation. Obviously, the saturation current of pMOS is sensitive to total dose radiation that is less than 500krad(Si). When the total dose radiation is larger than 500krad(Si), the saturation current also decreases with the increase of total dose radiation, but the decrease is not so significant. After the 500krad(Si) total dose radiation, the saturation current I_{dsat} ($V_{gs} = 5V, V_{ds} = 5V$) is reduced from 1.29mA before radiation to 1.02mA, which is a decrease of about 21%. But after 1Mrad(Si) total dose radiation, the saturation current is reduced to 0.96mA, which is a decrease of about 25.5%.

3.3 Standby currents

We characterized standby currents using ASIC 10k (approx.) gates. Standby currents of chips such as large transistor arrays and ASIC may consist of leakages associated with gate oxide, buried oxide, field edges, defects, LOCOS isolation, and subthreshold conduction. Irradiation experiments were done in a Co^{60} gamma source with a 5V power supply. The experimental results are shown in Table 2.

Table 2 Experimental results of radiation

	Standby current / μA	Function	VOL / mV	VOH / V
Pre-radiation	2.69	pass	88.6	4.33
100krad(Si)	1.99	pass	83.6	4.29
400krad(Si)	1.48	pass	83.6	4.10
500krad(Si)	3.76	pass	83.6	4.10

4 Conclusion

In summary, we have presented worst-case dose radiation data on 0.8 μ m SOI CMOS transistors fabricated in full dose SIMOX wafers. The results show that: (1) the maximum front channel threshold voltage shift is less than 320mV at 1Mrad(Si) for pMOS and less than 120mV for nMOS transistors; (2) the maximum back channel threshold voltage shift is less than 16V for nMOS at 1Mrad(Si) and less than 3V for pMOS transistors; and (3) standby currents of ASIC 10K gates are well within the $5\mu A$ specification up to 500krad(Si).

References

- [1] Auberton-Herve A J. SOI: materials to systems. IEEE International Electron Device Meeting Technical Digest, 1996;3
- [2] Brady F T, Scott T, Brown R, et al. Fully-depleted submicron SOI for radiation hardened application. IEEE Trans Nucl Sci, 1994, 41:2304
- [3] Hatano H. Radiation hardened high performance CMOS VLSI circuit design. IEE Proceedings-G, 1992, 139:287
- [4] Hughes H, McMarr P. Radiation - hardening of SOI by ion implantation into the buried oxide. US Patent. No.5 795 813
- [5] Mrstik B J, Hughes H L, McMarr P J, et al. Hole and electron trapping in ion implanted thermal oxides and SIMOX. IEEE Trans Nucl Sci, 2000, 47:2189
- [6] Lambert R J, Bhar T N, Hughes H L. Effect of an augmented oxygen implant on electron trapping in buried oxides. Appl Phys Lett, 1994, 64(24):3201
- [7] Cristoloveanu S, Ioannou D E, Lawrence R K, et al. Asymmetrical irradiation effects in SIMOX MOSFET's. RA-DECS, Saint-Malo, France, 1993;373
- [8] Mao B Y, Chen C E, Pollack G, et al. Total dose hardening of buried insulator in implanted silicon-on-insulator structures. IEEE Trans Nucl Sci, 1987, 34:1692
- [9] Schwank J R, Shaneyfelt M R, Draper B L, et al. BUSFET—a radiation-hardened SOI transistor. IEEE Trans Nucl Sci, 199, 46(6):1809
- [10] Ohno T, Izumi K, Shimaya M, et al. CMOS/SIMOX devices having a radiation hardness of 2 Mrad(Si). Electron Lett, 1987, 23:141
- [11] Liu S T, Jenkins W C, Hughes H L. Total dose radiation hard 0.35 μ m SOI CMOS technology. IEEE Trans Nucl Sci, 1998, 45(6):2442
- [12] Leray J L, Dupont-Nivet E, P  r   J F, et al. CMOS/SOI hardening at 100Mrad(SiO₂). IEEE Trans Nucl Sci, 1990, 37:2013
- [13] Wu Junfeng, Zhong Xinghua, Li Duoli. Improved breakdown voltage of partially depleted SOI nMOSFETs with half-back-channel implantation. Chinese Journal of Semiconductors, 2005, 26(10):1875
- [14] White M H, Adams D A, Murray J R, et al. Characterization of scaled SONOS EEPROM memory devices for space and military systems. Non-Volatile Memory Technology Symposium, 2004;51
- [15] Zhang Guoqiang, Liu Zhongli, Li Ning, et al. Influence of fluorine on radiation-induced charge trapping in the SIMOX buried oxides. Proceedings of 7th International Conference on Solid-State and Integrated Circuits Technology, 2004, 2:847

抗总剂量辐射 0.8 μ m SOI CMOS 器件与专用集成电路肖志强^{1,2} 洪根深² 张波^{1,†} 刘忠立³

(1 电子科技大学 IC 设计中心, 成都 610054)

(2 中国电子科技集团公司第五十八研究所, 无锡 214035)

(3 中国科学院半导体研究所, 北京 100083)

摘要: 介绍了采用全剂量 SIMOX SOI 材料制备的 0.8 μ m SOI CMOS 器件的抗总剂量辐射特性, 该特性用器件的阈值电压、漏电流和专用集成电路的静态电流与高达 500krad(Si) 的总剂量的关系来表征. 实验结果表明 pMOS 器件在关态下 1Mrad(Si) 辐射后最大阈值电压漂移小于 320mV, nMOS 器件在开态下 1Mrad(Si) 辐射后最大阈值电压漂移小于 120mV, 器件在总剂量 1Mrad(Si) 辐射后没有观察到明显漏电, 在总剂量 500krad(Si) 辐射下专用集成电路的静态电流小于 5 μ A.

关键词: SOI; SIMOX; 辐射; 专用集成电路

EEACC: 2560

中图分类号: TN386.1

文献标识码: A

文章编号: 0253-4177(2006)10-1750-05

† 通信作者. Email: zhangbo@uestc.edu.cn

2006-01-18 收到, 2006-05-17 定稿