# A Novel CMOS Voltage Reference Based on Threshold Voltage Difference Between p-Type and n-Type MOSFETs

Kong Ming, Guo Jianmin, Zhang Ke, and Li Wenhong<sup>†</sup>

(State Key Laboratory of ASIC & System, Fudan University, Shanghai 201203, China)

Abstract: A novel MOS-only voltage reference is presented, which is based on the threshold voltage difference between p-type and n-type MOSFETs. Its precision is improved by the cancellation of the process variation. The reference has been successfully implemented in a Chartered  $0.35\mu$ m CMOS process. The occupied chip area is 0.022 mm<sup>2</sup>. Measurements indicate that without trimming, the average output voltage error is 6mV at room temperature compared with the simulation result. The temperature coefficient is 180ppm/°C in the worst case in the temperature range of 0 to 100°C, and the line regulation is  $\pm 1.1\%$ . The reference is applied in an adaptive power MOSFET driver.

Key words: MOS-only; voltage reference; threshold voltage; temperature coefficient; line regulation EEACC: 1205; 2560; 2570D CLC number: TN432 Document code: A Article ID: 0253-4177(2007)10-1546-05

**1** Introduction

Voltage references are important building blocks in many electronic systems such as data converters and power converters. Conventional bandgap voltage references, which can be implemented with parasitic vertical BJTs in standard CMOS technology, are widely used because of their precise absolute value and low temperature coefficient<sup>[1,2]</sup>.

As CMOS technology is becoming the mainstream in circuit design due to its low fabrication cost and short turn-around period, it is expected that whole systems, including voltage references, can be implemented in CMOS technology. As a result, some voltage references using MOSFETs only have been proposed, which are based on MOS-FETs' weak inversion characteristic<sup>[3]</sup> or threshold voltage<sup>[4]</sup>. However, compared with conventional bandgap references, they are usually more sensitive to temperature, supply, and especially process. The circuit first proposed in Ref. [5] based on the weighted difference of gate-source voltages between pMOS and nMOS transistors exhibits a very low temperature and supply coefficient comparable with a bandgap reference. But it still suffers from process variation, which prevents the achievement of a precise absolute value. Thus usually trimming technology or system compensation is employed, which restricts its application in low cost areas.

In our application, the voltage reference is used in an adaptive power MOSFET driver, the specifications for the voltage reference are not very strict, and it is possible to realize it with a MOS-only structure. In this paper, a novel voltage reference in a CMOS technology based on threshold voltage difference between pMOS and nMOS transistors is presented. The main features of the proposed circuitry are: (1) use of standard MOS transistors without BJT structure and extra process control; (2) simple circuit, low power and small area; and (3) precise absolute voltage so that no trimming or compensation is needed.

# 2 Basic concept

The first step in realizing a complete voltage reference is to find a stable unit of voltage, such as the Zener breakdown or bandgap voltage used in bipolar voltage reference circuits<sup>[1]</sup>. An obvious unit of voltage in CMOS technology is the threshold voltage. However, the individual terms that make up the threshold voltage components are both highly process dependent and temperature

<sup>†</sup> Corresponding author. Email: wenhongli@fudan.edu.cn Received 26 March 2007, revised manuscript received 22 May 2007



Fig.1 Basic concept of the CMOS voltage reference

sensitive. Thus, a relative value rather than an absolute one should be used in order to cancel these variations. In typical CMOS technology, the threshold voltage of p-type and n-type MOSFETs tends to vary in the same direction. This leads to the conjecture that we may cancel the fluctuation of their threshold voltages by subtracting one from the other. The simulation and experiment in the following sections will demonstrate this.

The basic concept of this voltage reference is shown in Fig. 1, where MN and MP represent ntype and p-type MOSFETs respectively; two proportionate current sources ensure that the currents flow through the different MOSFETs identically. For the sake of illustration we assume that the currents are ideal and match well.

From the basic MOS *I-V* equation  $I_{\rm b} = \frac{1}{2} \times$ 

 $u_{n(p)} C_{ox} \left(\frac{W}{L}\right) (V_{gs} - V_{th})^2$ , the output voltage is given by

$$V_{\rm ref} = V_{\rm gsp} - V_{\rm gsn}$$

$$= V_{\rm thp} + \sqrt{\frac{2I_{\rm b}}{u_{\rm p}C_{\rm ox}\left(\frac{W}{L}\right)_{\rm p}}} - \left[V_{\rm thn} + \sqrt{\frac{2I_{\rm b}}{u_{\rm n}C_{\rm ox}\left(\frac{W}{L}\right)_{\rm n}}}\right]$$

$$= V_{\rm thp} - V_{\rm thn} + \sqrt{\frac{2I_{\rm b}}{C_{\rm ox}}} \times \left[\frac{1}{u_{\rm p}\left(\frac{W}{L}\right)_{\rm p}} - \frac{1}{u_{\rm n}\left(\frac{W}{L}\right)_{\rm n}}\right]$$
(1)

Actually  $I_{b}$  is small and the square root dependence reduces the voltage dependence on  $I_{b}$  variation significantly (the expression of  $I_{b}$  will

be presented in section 3). Thus the output voltage only varies within a small range and can be used as a voltage reference.

Compared with the voltage reference presented in Ref. [5], our implementation replaces the weighted difference with direct subtraction. This improves the precision of the output voltage at the cost of difficult temperature compensation.

## **3** Circuit analysis

#### 3.1 Circuit implementation

The idea described above has been realized by the following circuit shown in Fig. 2. The circuit is formed by three parts: (1) a bias circuit (MB1  $\sim$ MB9 and  $R_{\rm b}$ ); (2) a start-up circuit (MS1-MS3); and (3) a reference core circuit (MP,MN).

Choosing MB7/MB5 = 2MB9/MB1, the current through MP and MN can be made identical. In practice, because of the channel length modulation effect and device mismatch, there is a slight difference between the two currents. A cascode current source is used to minimize this error.

This circuit eliminates the use of large resistors (typically several hundred k $\Omega$  to 1M $\Omega$ )  $R_1$ ,  $R_2$  in Ref.  $[5 \sim 7]$ , thus saving a lot of silicon area.

The core reference voltage is a few hundred millivolts, and for practical applications a proportion amplifier can be used to get any voltage that is needed.

#### **3.2** Temperature dependence

Besides immunity to process, a good voltage reference must also have little dependence on temperature. An accurate expression of  $V_{ref}$  as a function of T should be derived, and the bias current  $I_b$  in Eq. (1) must be expressed in detail. The generated bias current is given by<sup>[8]</sup>

$$I_{\rm b} = \frac{2}{u_{\rm n}(T)C_{\rm ox}R_{\rm b}^2} \times \left[\frac{1}{\left(\frac{W}{L}\right)_1} - \frac{1}{\left(\frac{W}{L}\right)_2}\right] \quad (2)$$

We can see from Eq. (2) that  $I_{\rm b}$  is also a function of the temperature, so it should be considered in the temperature coefficient analysis.

According to the BSIM3V3 manual<sup>[9]</sup>, the temperature functions of MOSFET threshold voltage and the mobility are given by

$$V_{\rm th} = V_{\rm th0} + (K_{\rm t1} + K_{\rm t11}/L_{\rm eff} + K_{\rm t2}V_{\rm bseff}) \left(\frac{T}{T_0} - 1\right)$$
(3)



Fig. 2 Proposed CMOS voltage reference

4)

$$u = u_0 \left(\frac{T}{T_0}\right)^{\text{ute}} \tag{6}$$

where  $K_{t1}$  represents the temperature coefficient for the threshold voltage,  $K_{t11}$  represents the channel length dependence of the temperature coefficient of  $V_{th}$ ,  $K_{t2}$  represents the body-bias coefficient of the  $V_{th}$  temperature effect, and ute is the mobility temperature exponent,  $T_0 = 0^{\circ}C$ .

Substituting Eqs. (2), (3), and (4) into Eq. (1) and then differentiating  $V_{ref}$  with respect to the temperature T, and after some reasonable approximations, we get

$$\frac{\partial V_{\text{ref}}}{\partial T} = \frac{K_{\text{tlp}} + K_{\text{tllp}} / L_{\text{effp}} K_{\text{t2p}} V_{\text{bsefpf}}}{T_0} - \frac{K_{\text{tln}} + K_{\text{tlln}} / L_{\text{effn}} + K_{\text{t2n}} V_{\text{bsefnf}}}{T_0} + \sqrt{\frac{I_{\text{b0}}}{2C_{\text{ox}}}} \times \left[ \sqrt{\frac{1}{u_{\text{p0}}} \left(\frac{W}{L}\right)_{\text{p}}} \times (-\text{ute}_{\text{n}} - \text{ute}_{\text{p}}) + \sqrt{\frac{1}{u_{\text{p0}}} \left(\frac{W}{L}\right)_{\text{p}}} \times 2\text{ute}_{\text{n}}} \right]$$
(5)

As described above,  $K_{t1}$ ,  $K_{t1}$ ,  $K_{t2}$ ,  $u_{p0}$  and  $u_{n0}$ are all process parameters. They are constants after the process is chosen.  $I_{b0} = \frac{2}{u_{n0}C_{ox}R_b^2} \times \left(\frac{1}{\left(\frac{W}{L}\right)_1} - \frac{1}{\left(\frac{W}{L}\right)_2}\right)^2$ , and the only variable parts are the size of the n transistor  $\left(\frac{W}{L}\right)_n$  and p transistor  $\left(\frac{W}{L}\right)_p$ , which can be controlled by the circuit design.

If we set  $\frac{\partial V_{\text{ref}}}{\partial T} = 0$  and select an appropriate  $\left(\frac{W}{L}\right)_n$ , we can get a corresponding value of  $\left(\frac{W}{L}\right)_p$ . Since there exist many pairs of  $\left(\frac{W}{L}\right)_n$  and  $\left(\frac{W}{L}\right)_p$  values supporting the equation, parameter sweeping by simulation tools can be applied to find an optimized solution.

From Eq. (5) it is also observed that the temperature coefficient is related to  $I_{b0}$ . Thus, to minimize the influence caused by the error of  $I_{b0}$ , the circuit should be biased at a low level current, but not too low, otherwise MN and MP may leave the saturation region and enter the weak inversion region. To minimize the effect due to the delta of W/L, the W and L value of the critical MOS-FETs should be relatively large.

## 4 Simulation and experimental results

The circuit was simulated by Hspice and fab-



Fig.3 Micrograph of the proposed voltage reference

ricated with a Chartered  $0.35\mu m$  standard CMOS process. A micrograph of the chip is shown in Fig. 3. The chip area is  $0.022mm^2$ .

The simulated typical output voltage is 322 mV. Ten chips are tested at room temperature, and the average voltage is 316 mV. The error between simulation and average test result is 6 mV. The measured difference between the worse case and average voltage is 6.5 mV.

The reference can work correctly at a supply voltage range from 1.9 to 4.2V. The tested line regulation is  $\pm 1.1\%$  from 2.8 to 3.8V, which matches well with the simulation result and is also comparable with conventional bandgap references.

The simulated temperature coefficient (TC) is  $60ppm/^{\circ}C$  from 0 to  $100^{\circ}C$ , and the measured worst case result is  $180ppm/^{\circ}C$ , which is not very good. The error compared to the simulation is mainly because of the bias resistor  $R_{b}$ . Though  $I_{b}$  is already independent of the threshold voltage, the bias resistor  $R_{b}$  still varies a lot since in a typi-



Fig. 4 Supply voltage dependence of the voltage references ( $T = 25^{\circ}$ C)

cal CMOS technology a resistor can have an error up to  $\pm 20\%$ . A solution to this problem is to use an external resistor. Other contributions to the TC drift include device mismatch and process parameter variation.

Comparisons of the proposed reference's performance with existing CMOS references are listed in Table 1.

The main advantage of the proposed voltage reference is its high precision, and the disadvantage is its acceptable TC and LR. Actually, the power driver always works at a relatively high temperature which does not change much, so the TC performance is not a big problem.



Fig. 5 Temperature performance of the voltage reference ( $V_{cc} = 3.3$ V)

Table 1 Comparison of vo	oltage references
--------------------------	-------------------

-		
Method	Ref.[5]	This paper
Process	0.6µm	$0.35 \mu m$
Supply current	9. 7μA	9μ <b>A</b>
Reference voltage (simulated)	NA	322mV
Reference voltage (tested)	$302 \pm 12 mV$	$314 \pm 4.5 \text{mV}$
Temperature coefficient	62ppm/°C	$180 \mathrm{ppm/^{\circ}C}$
Line regulation	± 0. 17%	$\pm 1.1\%$
Chip area	0.055 mm <sup>2</sup>	0.022 mm <sup>2</sup>

# 5 Conclusions

A voltage reference that uses MOS transistors operating in the saturation region and resistors only has been presented. It features the advantages of precise absolute output voltage without trimming and small area, with moderate supply rejection and acceptable temperature performance. The reference is applied in an adaptive power MOSFET driver.

## References

- [1] Tsividis Y P, Ulmer R W. A CMOS voltage reference. IEEE J Solid-State Circuits, 1978, 13:774
- [2] Banba H,Shiga H,Umezawa A,et al. A CMOS bandgap reference circuit with sub-1-V operation. IEEE J Solid-State Circuits,1999,34:670

- [3] Vittoz E, Fellrath J. CMOS analog integrated circuits based on weak inversion operation. IEEE J Solid-State Circuits, 1977, SC-12(3):224
- [4] Song H J, Kim C K. A temperature-stabilized SOI voltage reference based on threshold voltage difference between enhancement and depletion NMOSFETs. IEEE J Solid-State Circuits, 1993, 28(6);671
- [5] Leung K N, Mok P K T. A CMOS voltage reference based on weighted difference of gate-source voltages between PMOS and NMOS transistors for low dropout regulators. 27th Eur Solid-State Circuits Conf, 2001:88
- $\begin{bmatrix} 6 \end{bmatrix}$  K N Leung, P K T Mok. A CMOS voltage reference based on weighted  $\Delta V_{GS}$  for CMOS low-dropout linear regulators. IEEE J Solid-State Circuits, 2003, 38(1), 146
- [7] Zhang Xun, Wang Peng, Jin Dongming. Sub-1V CMOS voltage reference based on weighted  $V_{\rm gs}$ . Chinese Journal of Semiconductors, 2006, 27(5):774
- [8] Razavi B. Design of analog CMOS integrated circuits. New York; McGraw-Hill, 2000
- [9] BSIM3v3.3 Manual. UC Berkeley,2005

# 一种新型的基于 pMOS 和 nMOS 阈值电压差的 CMOS 电压基准源

孔明郭健民张科李文宏\*

(复旦大学专用集成电路与系统国家重点实验室,上海 201203)

摘要:提出了一种新的纯 MOS 结构的基准电压源,它利用 pMOS 和 nMOS 的阈值电压差来抵消工艺偏差,提高了 基准的精度.该电路经过 Chartered 0.35mm 标准 CMOS 工艺成功流片,芯片面积为 0.022mm<sup>2</sup>.测试结果表明:输 出平均电压在室温下与仿真结果的绝对误差为 6mV,在 0~100℃范围内温度系数为 180ppm/℃,电源调整率为 ±1.1%.该基准应用于自适应功率管驱动器中.

关键词: 纯 MOS 结构; 电压基准; 阈值电压; 温度系数; 线性调整率 EEACC: 1205; 2560; 2570D 中图分类号: TN432 文献标识码: A 文章编号: 0253-4177(2007)10-1546-05

<sup>\*</sup> 通信作者.Email:wenhongli@fudan.edu.cn 2007-03-26 收到,2007-05-22 定稿