

# Polysilicon Over-Etching Time Control of Advanced CMOS Processing with Emission Microscopy

Zhao Yi<sup>1,†</sup> and Wan Xinggong<sup>2</sup>

(1 Department of Materials Engineering, University of Tokyo, Tokyo 113-8656, Japan)

(2 Shanghai IC R & D Center, Shanghai 201203, China)

**Abstract:** The emission microscopy (EMMI) test is proposed as an effective method to control the polysilicon over-etching time of advanced CMOS processing combined with a novel test structure, named a poly-edge structure. From the values of the breakdown voltage ( $V_{bd}$ ) of MOS capacitors (poly-edge structure), it was observed that, with for the initial polysilicon etching-time, almost all capacitors in one wafer failed under the initial failure model. With the increase of polysilicon over-etching time, the number of the initial failure capacitors decreased. Finally, no initial failure capacitors were observed after the polysilicon over-etching time was increased by 30s. The breakdown samples with the initial failure model and intrinsic failure model underwent EMMI tests. The EMMI test results show that the initial failure of capacitors with poly-edge structures was due to the bridging effect between the silicon substrate and the polysilicon gate caused by the residual polysilicon in the ditch between the shallow-trench isolation region and the active area, which will short the polysilicon gate with silicon substrate after the silicide process.

**Key words:** polysilicon over-etching; gate oxide reliability; emission microscopy

**PACC:** 7340Q; 7300      **EEACC:** 2560

**CLC number:** TN386      **Document code:** A      **Article ID:** 0253-4177(2008)01-0017-03

## 1 Introduction

Silicon dioxide has been used as a gate dielectric of MOSFETs for more than 40 years since its excellent stability, uniformity, and easy fabrication process was introduced<sup>[1,2]</sup>. As the size of devices scales down for higher density and performance, the thickness of silicon oxide also scales down with Moore's law<sup>[3]</sup>. Based on the International Technology Roadmap for Semiconductor (ITRS), the equivalent oxide thickness (EOT) should be smaller than 1.5nm after 2005<sup>[4]</sup>. LOCOS isolation was developed in the early 1970s, and it remained for devices isolation until these technologies reached the 0.35 or 0.25 $\mu\text{m}$  generation<sup>[5]</sup>. However, for technology generations beyond 0.25 $\mu\text{m}$ , shallow-trench isolation (STI) replaced LOCOS. The drawback that LOCOS could not overcome was the field oxide bird's beak<sup>[6,7]</sup>, which encroaches into the active areas of the chip, and the non-planer topography that results from thermally growing the semi-recessed filed oxide. Furthermore, due to processing, a ditch between STI and the active area will form<sup>[8]</sup>. After the polysilicon etching process, there will be some residual polysilicon in this ditch if the etching time is not well controlled<sup>[9]</sup>. Such residual polysilicon can degrade the reliability of the gate oxide. Thus,

polysilicon over-etching time is a critical parameter for gate oxide reliability. In this paper, emission microscopy (EMMI) is proposed as an effective method to control the polysilicon over-etching time of advanced CMOS processing combined with a novel test structure, named a poly-edge structure, as shown in Fig. 1. The breakdown voltage ( $V_{bd}$ ) is selected as the evaluation criterion for the reliability of gate oxide, which is measured with the voltage ramp ( $V$ -ramp) method<sup>[10]</sup>.

## 2 Experiment

The n- and p-MOS capacitors used in this study were with 3nm-thick oxides for low voltage device use, and used the poly-edge structure, as shown in Fig. 1. These devices were prepared with a standard 0.18 $\mu\text{m}$  dual gate CMOS process. The breakdown voltages of the capacitors were measured on an HP




Fig.1 Illustration of poly-edge test structure

† Corresponding author. Email: zhao@adam.t.u-tokyo.ac.jp

Received 20 June 2007, revised manuscript received 24 August 2007




Fig.2  $V_{bd}$  of nMOS and pMOS capacitors with different polysilicon over-etching times in one wafer

4071 semiconductor parameter analyzer system with the aid of PDQ-WLR software. The breakdown point was detected with the stress induced leakage current (SILC) method.

### 3 Results and discussion

Figure 1 shows the test structure used in this study, which is named a poly-edge structure.  $V$ -ramp measurements show that with the initial polysilicon etching recipe, almost all capacitors failed under the initial failure model (Fig. 2 (a)).

To understand the failure mechanism, the post-stressed sample with the initial failure model underwent an EMMI test. A voltage of 2.5V between the gate and the substrate was applied for the EMMI test. Figure 3 shows the EMMI picture of the sample. The leakage points concentrate at the edge of the test structure. The most likely reason for the initial failure is the bridging effect caused by poly residual in the ditch between the STI region and the active area. Figure 4 shows that there is a ditch between the STI and the active area. There is possibly some residual polysilicon in this ditch. Figure 5 shows the SEM photo of the STI ditch with the initial polysilicon etching time. In this figure, polysilicon residual in the ditch can be observed. After the silicide process, such residual pol-




Fig. 3 Typical EMMI photo of MOS capacitor failed with initial failure model




Fig. 4 Illustration of polysilicon residual-induced short between polysilicon gate and substrate

ysilicon will short the polysilicon gate with the silicon substrate. Therefore, from the EMMI test, we find the leak current points at the edge of test structure, which was the joint interface of the STI and the active area. To prove our assumption, three lots with the different polysilicon over-etching time recipes were fabricated. The over-etching times were increased by 15 and 30s respectively. Figures 2 (b) and (c) show the  $V$ -ramp measurement results of these lots. As the over-etching time increased, more capacitors failed in the intrinsic-failure model. We found this phenomenon in both n-MOS and p-MOS capacitors. At the same time, an EMMI test of the normal intrinsic breakdown sample was also performed, as shown in Fig. 6. From the figure, we find that the failure points distribute randomly rather than gather at the edge of the test structure




Fig. 5 SEM photo of SIT ditch with the initial recipe The polysilicon residual can be observed.




Fig.6 Typical EMMI photo of MOS capacitor failed with intrinsic failure model

like in the case of the initial failure sample. These experiments and results indicate that the most likely reason for the poly-edge structure's initial failure is the bridging effect caused by poly residual in the ditch between the STI region and the active area. The residual polysilicon can be removed by increasing polysilicon over-etching time. In summary, the initial failure of gate oxide can be eliminated by tuning the polysilicon over-etching time with the aid of EMMI tests combined with a poly-edge test structure.

## 4 Conclusion

In this paper, polysilicon over-etching time of a standard  $0.18\mu\text{m}$  CMOS process has been controlled with an emission microscopy test combined with a novel test structure, named a poly-edge structure. Using

the initial polysilicon etching-time, almost all capacitors (poly-edge structures) in one wafer failed under the initial failure model. After the polysilicon over-etching time was increased by 30s, no initial failure capacitors were found. The initial failure of capacitors with the poly-edge structure was due to the bridging effect between the silicon substrate and the polysilicon gate caused by the residual polysilicon in the ditch between the shallow-trench isolation (STI) region and the active area, which shorted the polysilicon gate with silicon substrate after the silicide process.

## References

- [1] Chin A, McAlister S P. The power of fundamental scaling: beyond the power consumption challenge and the scaling roadmap. *IEEE Circuits and Devices Magazine*, 2005, 21: 27
- [2] Wong H, Iwai H. The road to miniaturization. *Phys World*, 2005, 18: 40
- [3] Moore G E. Cramming more components onto integrated circuits. *Electronics*, 1965, 38: 114
- [4] The international technology roadmap for semiconductor (ITRS). Semiconductor Industry Association (SIA), 2005
- [5] Wolf S. Silicon process for the VLSI era. Vol. 4: Deep-submicron process technology. Lattice Press, 2002
- [6] Peidous I V. LOCOS with bird's beak suppression by a nitrogen implantation. US Patent, 5789305
- [7] Song D H. Method for forming isolation region of semiconductor device. US Patent, 5849626
- [8] Lin S C, Lee C C, Huang G B, et al. Shallow trench isolation process. US Patent, 6784077
- [9] Tzeng K C, Wang C J, Chang C W, et al. Method of forming a composite spacer to eliminate polysilicon stringers between elements in a pseudo SRAM cell. US Patent, 6638813
- [10] Zhao Y, Wan X G, Xu X M, et al. Voltage to breakdown and charge to breakdown investigation of gate oxide of  $0.18\mu\text{m}$  dual gate CMOS process with different measurement methods. *Chinese Journal of Semiconductors*, 2006, 27: 290

## 用发光显微镜测试控制先进 CMOS 工艺的多晶硅刻蚀时间

赵毅<sup>1,†</sup> 万星拱<sup>2</sup>

(1 东京大学材料系, 东京 113-8656, 日本)

(2 上海集成电路研发中心, 上海 201203)

**摘要:** 通过结合发光显微镜 (EMMI) 测试和 poly-edge 电容测试结构很好地控制了多晶硅刻蚀时间, 避免了栅极氧化膜的早期失效. 从栅极氧化膜击穿电压的测试结果可以看出, 当刻蚀时间较短时, 一个晶圆内几乎所有测试结构都呈现早期失效模式. 通过延长刻蚀时间, 早期失效数逐渐减少, 最后可以完全消除早期失效, 所有测试结构都为本征失效. 为了分析多晶硅刻蚀时间和氧化膜失效模式的关系, 对早期失效和本征失效样品进行了发光显微镜测试. Poly-edge 电容结构的测试结果表明, 过短的刻蚀时间导致了多晶硅在 STI 沟槽中的残留, 硅化工艺后, 这些多晶硅会使栅极和衬底短路, 从而导致了栅极氧化膜的早期失效. 通过延长刻蚀时间, 可以有效地清除多晶硅的残留, 从而保证栅极氧化膜的可靠性.

**关键词:** 多晶硅刻蚀; 栅氧可靠性; 发光显微镜

**PACC:** 7340Q; 7300 **EEACC:** 2560

**中图分类号:** TN386 **文献标识码:** A **文章编号:** 0253-4177(2008)01-0017-03

† 通信作者. Email: zhao@adam.t.u-tokyo.ac.jp

2007-06-20 收到, 2007-08-24 定稿