

# On-Resistance Degradations Under Different Stress Conditions in High Voltage pLED MOS Transistors and an Improved Method\*

Sun Weifeng<sup>†</sup>, Wu Hong, Shi Longxing, Yi Yangbo, and Li Haisong

(National ASIC System Engineering Research Center, Southeast University, Nanjing 210096, China)

**Abstract:** The on-resistance degradations of the p-type lateral extended drain MOS transistor (pLED MOS) with thick gate oxide under different hot carrier stress conditions are different, which has been experimentally investigated. This difference results from the interface trap generation and the hot electron injection, and trapping into the thick gate oxide and field oxide of the pLED MOS transistor. An improved method to reduce the on-resistance degradations is also presented, which uses the field oxide as the gate oxide instead of the thick gate oxide. The effects are analyzed with a MEDICI simulator.

**Key words:** pLED MOS; on-resistance degradation; hot electron injection and trapping; thick gate oxide

EEACC: 2560

CLC number: TN386

Document code: A

Article ID: 0253-4177(2008)02-0214-05

## 1 Introduction

In flat display panel (FDP) driver ICs applications, the lateral extended drain MOS transistors (LED MOS) are the devices of choice for their compatibility with the standard CMOS process. As such, LED MOS (90~200V) transistors are widely used in plasma display panel (PDP) driver ICs<sup>[1~3]</sup>. In these driver ICs, the gate oxide of the pLED MOS must be thick enough to support the high gate voltage, which is the same as the source applied voltage. A severe drawback, however, is that the current flows close to the Si/SiO<sub>2</sub> interface, making hot electron injection and trapping in the thick gate oxide and field oxide possible<sup>[4~11]</sup>. However, the hot carrier degradation of the pLED MOS transistors, whose breakdown voltage is above 100V, is less documented.

In this paper, the different on-resistance ( $R_{on}$ ) degradations of the pLED MOS with thick gate oxide are examined and correlated with the stress conditions. Under high  $V_{gs}$  and low  $V_{ds}$  stress, hot electron injection is not found and interface trap generation dominates the  $R_{on}$  degradation. However, for low  $V_{gs}$  and high  $V_{ds}$  stress, hot electron injection and trapping into the thick gate oxide and field oxide dominate the  $R_{on}$  degradation at the early stress stage. A detailed discussion on the difference of the  $R_{on}$  degradation is given by using a MEDICI simulator, which supports the experimental findings. Finally, an improved method to reduce the on-resistance degrada-

tions is also presented, which uses the field oxide as the gate oxide instead of the thick gate oxide and simplifies the fabrication process.

## 2 Device structure and experiments

Figures 1 (a) and 1 (b) show the schematic cross-section of the high voltage thick gate oxide (TG) - pLED MOS and field gate oxide (FG) - pLED MOS structures using bulk silicon (BS) p-substrate, respectively. The p-drift and channel lengths of the pLED MOS were about 7.5 and 1.5 $\mu$ m, respectively. The thicknesses of the thick gate oxide and the field gate




Fig.1 Schematic cross-section of the TG-pLED MOS (a) and the FG-pLED MOS (b) with the main geometrical parameters

\* Project supported by the National High Technology Research and Development Program of China (No.2004AA1Z1060)

<sup>†</sup> Corresponding author. Email: swffrog@seu.edu.cn

Received 13 August 2007, revised manuscript received 20 September 2007




Fig. 2  $R_{on}$  degradations of the high voltage TG-pLED MOS under the stress conditions of  $V_{gs} = -10V$ ,  $V_{ds} = -100V$  and  $V_{gs} = -100V$ ,  $V_{ds} = -20V$

oxide are 200 and 400nm, respectively. The threshold voltage and the maximum turn-off breakdown voltage of the TG-pLED MOS were  $-6.5$  and  $110V$ , respectively. The details of the fabrication process and the characteristics of the TG-pLED MOS can be found in Ref. [2]. The threshold voltage and the maximal turn-off breakdown voltage of the FG-pLED MOS were  $-10.5$  and  $110V$ , respectively, which were extracted from the MEDICI simulation results. The most important layout parameters (channel region  $L_{ch}$ , accumulation region  $L_{ac}$ , and field oxide overlapped drift region  $L_{fox}$ ) are also indicated in Fig. 1. In practical circuit application, the voltage of  $V_{gs}$  is about  $-100V$ , so the  $I_{ds}$  of the FG-pLED MOS will be large enough for system application.

### 3 Measurement and discussion

Figure 2 shows the  $R_{on}$  degradation of the high voltage TG-pLED MOS under the stress conditions of  $V_{gs} = -10V$ ,  $V_{ds} = -100V$  and  $V_{gs} = -100V$ ,  $V_{ds} = -20V$ . The  $R_{on}$  is measured at  $V_{gs} = -15V$  and  $V_{ds} = -0.1V$ . In practical driver ICs application, these stress conditions always occur. It is interesting to note that  $R_{on}$  decreases at the early stress stage when the stress time increases at  $V_{gs} = -10V$ ,  $V_{ds} = -100V$ . However, the  $R_{on}$  is improved when the stress time increases at  $V_{gs} = -100V$  and  $V_{ds} = -20V$ . Under both stress conditions, a small shift in  $V_{th}$  is measured and can be neglected, which agrees with the results in Refs. [8,9]. Thus, the  $R_{on}$  degradation is independent of the  $V_{th}$  shift. Figure 2 shows that the  $R_{on}$  degradation of the high voltage TG-pLED MOS is not serious, which is different from the results of Ref. [8].

Figure 3 (a) shows the electric fields perpendicular to the interface for the TG-pLED MOS, which are measured along the Si/SiO<sub>2</sub> interface at  $V_{gs} = -10V$ ,  $V_{ds} = -100V$  and  $V_{gs} = -100V$ ,  $V_{ds} = -20V$ , respectively, and the results from the MEDICI simulation.




Fig. 3 Electric fields along the Si/SiO<sub>2</sub> interface perpendicular to the interface for the TG-pLED MOS at  $V_{gs} = -10V$ ,  $V_{ds} = -100V$  and  $V_{gs} = -100V$ ,  $V_{ds} = -20V$  (a) and FG-pLED MOS at  $V_{gs} = -15V$ ,  $V_{ds} = -100V$  and  $V_{gs} = -100V$ ,  $V_{ds} = -20V$  (b)

For  $V_{gs} = -10V$  and  $V_{ds} = -100V$ , the electric field is negative in the channel region and positive in the drift region. Thus, the hot hole can be injected into the thick gate oxide of the channel region and the hot electron can be injected into the thick gate oxide of the accumulation region and field oxide. The electric field is always negative except for the drift region near the drain at  $V_{gs} = -100V$  and  $V_{ds} = -20V$ . Thus, only the hot hole can be injected into the oxide. However, the hot carrier energies are more important to make injection and trapping happen. The carrier temperature along the Si/SiO<sub>2</sub> interface at  $V_{gs} = -10V$ ,  $V_{ds} = -100V$  and at  $V_{gs} = -100V$ ,  $V_{ds} = -20V$  can be seen in Fig. 4 (a). For  $V_{gs} = -100V$  and  $V_{ds} = -20V$ , there are two peak values of the hot electron energy in the channel region near source and drift boundary, respectively. But the electrical field is negative in the channel region, so the hot electron can not inject into the thick gate oxide.

We also can see the hot hole temperature is less than 1000K to inject into the thick gate oxide and field oxide. Thus, there is no hot carrier injection and no trapping into the oxide of the whole TG-pLED MOS. Under this stress condition, the interface trap generation in the channel dominates the  $R_{on}$  degradation.




Fig.4 Carrier temperature along the Si/SiO<sub>2</sub> interface of the TG-pLED MOS at  $V_{gs} = -10V$ ,  $V_{ds} = -100V$  and  $V_{gs} = -100V$ ,  $V_{ds} = -20V$  (a) and the FG-pLED MOS at  $V_{gs} = -15V$ ,  $V_{ds} = -100V$  and  $V_{gs} = -100V$ ,  $V_{ds} = -20V$  (b)

tion. The interface trap generation can increase the carriers scattering, so as to reduce the hole mobility and increase  $R_{on}$ <sup>[8]</sup>. For  $V_{gs} = -10V$  and  $V_{ds} = -100V$ , the positions of the maximum energy of both the hot electron and hole are near the bird's beak. But the electric field near the bird's beak is positive, so the hot electron will inject and trap into the thick gate oxide of the accumulation region, especially near the bird's beak.

The thick gate oxide is formed by TEOS, so it is less compact and easier for hot electron injecting and trapping. In this way, the hot electron injection probability in the accumulation region  $L_{ac}$  becomes large, as shown in Fig. 5 (a). Figure 5 (a) shows the probability per unit length that a hot electron is injected into the oxide along Si/SiO<sub>2</sub> interface at  $V_{gs} = -10V$ ,  $V_{ds} = -100V$ . The hot electron injection and trapping will also happen in the field oxide, which can also be seen in Fig. 5 (a). Because of the hot electron injection and trapping into the oxide of the drift region, the p-type drift region of the TG-pLED MOS will have a higher effective doping, resulting in a decrease in  $R_{on}$  at the early stress stage.

After 1500s, the hot electron injection and trapping tend to saturation and the influence of the interface trap generation on the  $R_{on}$  degradation improves. If the stress time increases further, the inter-




Fig.5 Probability per unit length that a hot electron is injected into the oxide along Si/SiO<sub>2</sub> interface of the TG-pLED MOS at  $V_{gs} = -10V$ ,  $V_{ds} = -100V$  (a) and the FG-pLED MOS at  $V_{gs} = -15V$ ,  $V_{ds} = -100V$  (b)

face trap generation will dominate more, so the  $R_{on}$  will slowly increase, which can be seen in Fig. 2. From the above discussion, both at  $V_{gs} = -100V$ ,  $V_{ds} = -20V$  and  $V_{gs} = -10V$ ,  $V_{ds} = -100V$ , there are no hot carriers injected into the thick gate oxide of the channel region. In this way, there is a small  $V_{th}$  shift, which also supports the experiment result.

#### 4 Improved method and discussion

From the above measurement and discussion results, we can see the hot electron injection and trapping mainly occurs in the accumulation region. Therefore, we can use field oxide as the gate oxide in order to eliminate the bird's beak and reduce the electric field of the accumulation region. The cross-section of the FG-pLED MOS can be seen in Fig. 1 (b). In this way, the thick gate oxide process can be reduced and the other processes are the same as the TG-pLED MOS. Because the thickness of the field oxide is 400nm, the threshold voltage of the FG-pLED MOS is 10.5V. In order to attain a similar stress conduction,  $V_{gs} = -15V$ ,  $V_{ds} = -100V$  and  $V_{gs} = -100V$ ,  $V_{ds} = -20V$  are used in the MEDICI simulation.

Figure 3 (b) shows the electric fields perpendicular to the interface for the FG-pLED MOS, which are measured along the Si/SiO<sub>2</sub> interface at  $V_{gs} = -15V$ ,  $V_{ds} = -100V$  and  $V_{gs} = -100V$ ,  $V_{ds} = -20V$ , respectively. The electric fields' distributions are similar to the TG-pLED MOS, except for the accumulation region. For  $V_{gs} = -15V$ ,  $V_{ds} = -100V$ , the value of the electric field of the FG-pLED MOS is much smaller than that of the TG-pLED MOS.

Figure 4 (b) shows the carrier temperature along the Si/SiO<sub>2</sub> interface at  $V_{gs} = -15V$ ,  $V_{ds} = -100V$  and at  $V_{gs} = -100V$ ,  $V_{ds} = -20V$ . For  $V_{gs} = -100V$ ,  $V_{ds} = -20V$ , the carrier temperatures of the FG-pLED MOS is smaller than that of the TG-pLED MOS, especially at the channel region. For  $V_{gs} = -15V$ ,  $V_{ds} = -100V$ , the electron and hole temperatures of the FG-pLED MOS at the accumulation region are smaller than those of the TG-pLED MOS.

According to the results of the electric field and electron temperature in the accumulation region, the hot electron injection and trapping into the field gate oxide can be greatly reduced, which also can be seen in Fig. 5 (b). The hot electron injection probability per unit length is about  $10^{-18}$ , which is much smaller than that of the TG-pLED MOS. Figure 5 (b) shows the probability per unit length that a hot electron is injected into the oxide along the Si/SiO<sub>2</sub> interface of the FG-pLED MOS at  $V_{gs} = -15V$ ,  $V_{ds} = -100V$ . The hot electron injection probability per unit length increases in the field oxide region, which can also be seen in Fig. 5 (b).

From the above discussion, we can see, for low  $V_{gs}$  and high  $V_{ds}$ , hot electron injection into the oxide of the accumulation region is reduced, so the equivalent increased doping resulting from the hot electron injection is also reduced. Therefore, the reduction of the  $R_{on}$  at the early stress stage will lessen, which is good for the on-resistance degradation. In the FG-pLED MOS, both at  $V_{gs} = -100V$ ,  $V_{ds} = -20V$  and  $V_{gs} = -15V$ ,  $V_{ds} = -100V$ , there is no hot carrier injection into the field gate oxide of the channel region, so there will also be a small  $V_{th}$  shift after the stress.

## 5 Conclusion

The  $R_{on}$  degradations of the high voltage TG-pLED MOS under different stress conditions have been experimentally investigated. Different mechanisms dominate the  $R_{on}$  degradation at different stress

conditions. The hot electron may inject and trap into the thick gate oxide and field oxide of the p-drift region for the low  $V_{gs}$  and high  $V_{ds}$ , which can decrease the  $R_{on}$ . For high  $V_{gs}$  and low  $V_{ds}$ , hot carrier injection and trapping rarely occur, and the interface trap generation makes the  $R_{on}$  increase. A novel FG-pLED MOS is also presented to reduce the on-resistance degradation for low  $V_{gs}$  and high  $V_{ds}$ , so as to improve the lifetime. No hot carrier injection and trapping into the oxide of the channel region have been found whether in TG- or FG-pLED MOS, which support the experimental result showing a small shift in the  $V_{th}$ .

## References

- [ 1 ] Sun Weifeng, Shi Longxing, Sun Zhilin, et al. High-voltage power IC technology with nVDMOS, RESURF pLDMOS, and novel level-shift circuit for PDP scan-driver. IEEE Trans Electron Devices, 2006, 53(4): 891
- [ 2 ] Sun Weifeng, Wu Jianhui, Yi Yangbo, et al. High-Voltage power integrated circuit technology using bulk-silicon for plasma display panels data driver IC. Microelectronic Engineering, 2004, 71: 112
- [ 3 ] Kim J, Roh T M, Kim S G, et al. High-voltage power integrated circuit technology using SOI for driving plasma display panels. IEEE Trans Electron Devices, 2001, 48(6): 1256
- [ 4 ] Brisbin D, Strachan A, Chaparala P. PMOS drain breakdown voltage walk-in: a new failure mode in high power BiCMOS application. IEEE 42rd Annual International Reliability Physics Symposium, Phoenix, 2004: 265
- [ 5 ] Chen J F, Wu K M, Lin K W, et al. Hot-carrier reliability in sub-micrometer 40V LDMOS transistors with thick gate oxide. IEEE 43rd Annual International Reliability Physics Symposium, San Jose, 2005: 560
- [ 6 ] Moens P, Van den Bosch G, Groeseneken G, et al. A unified hot carrier degradation model for integrated lateral and vertical nDMOS transistors. IEEE 15th International Symposium on Power Semiconductor Devices and ICs, 2003: 88
- [ 7 ] Moens P, Van den Bosch G, De K. Hot-carrier degradation phenomena in lateral and vertical DMOS transistors. IEEE Trans Electron Devices, 2004, 51(4): 623
- [ 8 ] Moens P, Bauwens F, Nelson M, et al. Electron trapping and interface trap generation in drain extended pMOS transistors. IEEE 43rd Annual International Reliability Physics Symposium, San Jose, 2005: 555
- [ 9 ] Moens P, Van den Bosch G, Wojciechowski D, et al. Charge trapping effects and interface state generation in a 40V lateral RESURF pLDMOS transistor. Proceeding of 35th European Solid-State Device Research Conference, Grenoble, 2005: 407
- [ 10 ] Chih-Chang C, Wu J W, Lee C C, et al. Hot carrier degradation in LDMOS power transistor. Proceedings of the 11th International Symposium on Physical and Failure Analysis of Integrated Circuits, 2004: 283
- [ 11 ] O'Donovan V, Whiston S, Deignan A, et al. Hot carrier reliability of lateral DMOS transistors. IEEE International Proceedings of 38th Annual Reliability Physics Symposium, 2000: 174

## 高压 pLED MOS 器件在不同应力条件下导通电阻的衰退 及改进方法<sup>\*</sup>

孙伟锋<sup>†</sup> 吴 虹 时龙兴 易扬波 李海松

(东南大学国家 ASIC 系统工程技术研究中心, 南京 210096)

**摘要:** 实验测试结果揭示高压 pLED MOS 器件在不同的应力条件下, 导通电阻的衰退结果不同, 半导体器件专业软件 MEDICI 模拟结果表明 Si/SiO<sub>2</sub> 表面的陷阱产生以及热电子的注入和俘获导致了高压 pLED MOS 器件在不同的应力条件下产生不同的导通电阻衰退. 文中同时提出了一种改进方法: 用场氧代替厚栅氧作为高压 pLED MOS 器件的栅氧, MEDICI 模拟结果显示该方法可以明显降低/减缓高压 pLED MOS 导通电阻的衰退.

**关键词:** p 型横向延伸漏金属氧化物半导体管; 导通电阻衰退; 热电子注入和俘获; 厚栅氧

EEACC: 2560

中图分类号: TN386

文献标识码: A

文章编号: 0253-4177(2008)02-0214-05

<sup>\*</sup> 国家高技术研究发展计划资助项目(批准号: 2004AA1Z1060)

<sup>†</sup> 通信作者. Email: swffrog@seu.edu.cn

2007-08-13 收到, 2007-09-20 定稿