A Novel CMOS Current Mode Bandgap Reference*

Xing Xinpeng^{1,†}, Li Dongmei², and Wang Zhihua¹

(1 Institute of Microelectronics, Tsinghua University, Beijing 100084, China)
(2 Department of Electronic Engineering, Tsinghua University, Beijing 100084, China)

Abstract: A novel CMOS bandgap reference is presented. The output reference of this new current mode structure can be set to an arbitrary value above the bandgap voltage of silicon, avoiding offset in application. It also overcomes the systematic mismatch of conventional current mode bandgap references. The proposed bandgap reference has been implemented in UMC 0. 18μ m mixed mode technology. Under the supply voltage of 1. 6V, the proposed bandgap reference provides an output reference of 1. 45V and consumes 27μ A of supply current. Using no curvature compensation, it can reach a temperature coefficient of 23ppm/C from 30 to 150° C with a line regulation of 2. 1mV/V from 1. 6 to 3V and a PSRR of 40dB at DC frequency. The chip area of the bandgap reference (without pad) is 0. $088mm^2$.

Key words: CMOS; bandgap reference; current mode EEACC: 1290 CLC number: TN432 Document code: A Article ID: 0253-4177(2008)07-1249-05

1 Introduction

High quality bandgap reference providing voltage or current independent of supply voltage and temperature is in great demand in analog and mixed mode integrated circuits design, such as data converters and DC-DC power converters.

Low supply voltage and high precision are two design trends for CMOS bandgap reference. To reduce the supply voltage, Jiang and Lee^[1] used an operational trans-impedance amplifier to replace the operational trans-conductance amplifier in the bandgap reference. Banba, Leung, and Ker *et al*.^{$[2\sim4]} presented</sup>$ three different current mode structures which transform the addition of two voltages to an addition of two currents. Another advantage of these current mode bandgap references is that the output references can be adjusted to the proper value. To improve the precision, several high order curvature compensations are introduced. Leung et al. [5] developed a second-order curvature compensation using resistors with opposing temperature coefficients. Audy^[6] further proposed a third order curvature compensation based on series and parallel combinations of two kinds of resistors. Malcovati et al.^[7] proposed a new method, which generates a non-linear current to compensate the nonlinear $V_{\rm EB}$ of BJT.

For conventional bandgap reference, the output reference is a fixed value around 1.24V. In application, an operational amplifier (OPA) with voltagevoltage feedback is needed to amplify or attenuate the 1.24V bandgap voltage to the desired voltage reference. Because of the offset of CMOS OPA, although the bandgap reference is stable with temperature, the stability of the desired voltage reference is not very good.

Current mode bandgap references with arbitrary output references can solve this $problem^{[2\sim4]}$. However, in these three current mode bandgap references, systematic mismatch is unavoidable, which will constrain the precision.

Although low supply voltage is a popular design, high supply voltage is also common in some high precision designs. Low supply voltage is not our goal in this work. The presented bandgap reference focuses on avoiding offset introduced by OPA in application and preventing systematic mismatch. The silicon verification in UMC 0.18 μ m mixed mode technology shows that under 1.6V voltage, the proposed bandgap reference can supply an arbitrary output reference above 1.24V (1.45V is adopted here as an example) with a temperature coefficient of 23ppm/°C from 30 to 150°C.

2 Conventional bandgap references and their disadvantages

2.1 Conventional bandgap references with fixed output references and their disadvantages

A typical conventional CMOS bandgap reference

^{*} Project supported by the National Natural Science Foundation of China (No. 60475018) and the Beijing Municipal Science & Technology Development Program (No. D0305004040221-2-05)

[†] Corresponding author. Email: xingxp1983@gmail.com

Received 5 January 2008, revised manuscript received 23 March 2008



Fig. 1 A conventional bandgap reference with fixed output reference

circuit is shown in Fig. 1, where $R_{2A} = R_{2B} = R_2$. The output reference voltage is:

$$V_{BG} = V_{EB1} + \left(1 + \frac{R_2}{R_1}\right) \frac{KT}{q} \ln n$$
 (1)

where *n* is the ratio of the emitter area of Q1 and Q2. If the resistor ratio is proper, the second term in Eq. (1), which has a positive temperature coefficient, can cancel the negative temperature coefficient of $V_{\rm EB1}$, leading to a fixed and stable output reference a-round 1. 24V. However, 1. 24V is often not our desired voltage reference, so an operational amplifier (OPA) with voltage-voltage feedback is needed to amplify or attenuate the 1. 24V bandgap voltage to the desired voltage reference, as shown in Fig. 2. Taking into account the offset of the OPA, the desired reference voltage is:

$$V_{\rm REF} = \frac{R_1 + R_2}{R_2} (V_{\rm BG} - V_{\rm OS})$$
(2)

The temperature coefficient of the V_{REF} is:

$$\frac{\mathrm{d}V_{\mathrm{REF}}}{\mathrm{d}t} = \frac{R_1 + R_2}{R_2} \left(\frac{\mathrm{d}V_{\mathrm{BG}}}{\mathrm{d}t} - \frac{\mathrm{d}V_{\mathrm{OS}}}{\mathrm{d}t}\right) \tag{3}$$

In CMOS technology, the input offset voltage is as high as 10mV and its temperature coefficient reaches $20\mu V/C$. Although the temperature stability of the V_{BG} is very good, because of the offset voltage of the OPA, the temperature stability of the V_{REF} is much worse. So, a bandgap reference with an arbitrary output reference has the advantage of needing no OPA in



Fig. 2 Typical application of bandgap reference with fixed output reference



Fig. 3 A typical current mode bandgap reference

application.

2.2 Conventional current mode bandgap references and their disadvantages

In three current mode bandgap references, the output reference can be set to a special value $[2\sim 4]$. One is shown in Fig. 3^[2]. Unfortunately, systematic mismatch is found in this structure. The forward biased voltages of diodes and the voltages of nodes A and B are complementary-to-absolute-temperature (CTAT), leading to the proportional-to-absolute-temperature (PTAT) source-drain voltages of transistors M1 and M2. In UMC 0. 18μ m mixed mode technology, when temperature varies from - 20 to 100°C, the sourcedrain voltages of transistors M1 and M2 increase 200mV. To some extent, the V_{REF} is independent of absolute temperature, which means the source-drain voltage of transistor M3 is also independent of absolute temperature. Comparing the source-drain voltages of transistors M1, M2, and M3, we find in the temperature range that the source-drain voltages of transistors M1, M2 are different from that of transistor M3 except for at one point, as shown in Fig. 4. Similar systematic mismatch also exists in the structures of Refs. [3,4].



Fig. 4 Systematic mismatch of the current mode bandgap reference in Fig. 3

Μ



MS1

Fig. 5 Proposed current mode bandgap reference

 \mathbf{R}

3 Proposed current mode bandgap reference

3.1 Novel current mode bandgap reference structure

The proposed current mode bandgap reference is shown in Fig. 5, where $R_{2A} = R_{2B} = R_2$, $R_{3A} = R_{3B} = R_3$. Because of the negative feedback loop formed by transistors M1, M2, and the feedback OTA, the voltages of nodes C and D are the same:

$$V_{\rm C} = V_{\rm D} \tag{4}$$

Because transistors M1 and M2 form a perfect current mirror, their currents are the same:

$$I_{\mathrm{M1}} = I_{\mathrm{M2}} \tag{5}$$

$$\mathbf{R}_{3} \mathbf{I}_{\mathrm{M1}} = \mathbf{R}_{3} \mathbf{I}_{\mathrm{M2}} \tag{6}$$

So, we can conclude that the voltages of nodes A and B are also the same:

$$V_{\rm A} = V_{\rm B} \tag{7}$$

The $\Delta V_{\rm EB}$ between Q2 and Q1 is applied to R_1 :

$$U_1 = \frac{\Delta V_{\rm EB}}{R_1} \tag{8}$$

The current I_2 is proportional to V_{EB} of Q2:

$$I_2 = \frac{V_{\text{EB2}}}{R_2} \tag{9}$$

So the output reference V_{REF} can be written as:

$$V_{\text{REF}} = V_{\text{EB2}} + (I_1 + I_2) R_3 = V_{\text{EB2}} + \left(\frac{\Delta V_{\text{EB}}}{R_1} + \frac{V_{\text{EB2}}}{R_2}\right) R_3$$
$$= V_{\text{EB2}} \left(1 + \frac{R_3}{R_2}\right) + \Delta V_{\text{EB}} \frac{R_3}{R_1}$$
(10)

 $V_{\rm EB}$ to some degree is CTAT while $\Delta V_{\rm EB}$ is PTAT^[5]:

$$\Delta V_{\rm EB} = V_{\rm T} \ln n = \frac{KT \ln n}{q} \tag{11}$$

$$V_{\rm EB} = V_{\rm BG}(T_{\rm r}) + \frac{1}{T_{\rm r}} \left[V_{\rm EB}(T_{\rm r}) - V_{\rm BG}(T_{\rm r}) \right] + (\eta - m) \frac{kT}{q} \ln \frac{T_{\rm r}}{T}$$
(12)

where T is the absolute temperature, T_r is a reference temperature, V_{BG} is the bandgap voltage of silicon, η is



Fig. 6 Feedback OTA used in the circuit in Fig. 5

a constant depending on doping level, and m is a constant depending on the temperature character of emitter current in BJT. If the resistors ratio satisfies the constraint described in Eq. (13), V_{REF} is approximately independent of temperature.

$$\left(1 + \frac{R_3}{R_2}\right) \left| \frac{R_3}{R_1} \right| = \frac{d\Delta V_{\rm EB}}{dt} \left| \frac{dV_{\rm EB2}}{dt} \right|$$
(13)

With Eqs. (10) and (13), a flexible and temperature stable reference voltage can be achieved. Because $(1 + R_3/R_2)$ is larger than 1, the V_{REF} is larger than the bandgap voltage of silicon.

3.2 Feedback OTA

The feedback OTA is shown in Fig. 6. To stabilize the gain of the OTA, a threshold-referenced bias circuit is used to bias the feedback $OTA^{[8]}$. The bias current can be written as:

$$I = \frac{V_{\text{th}}}{R_1} + \frac{L}{R_1^2 \mu_n C_{\text{ox}} W} + \frac{1}{R_1} \sqrt{\frac{2V_{\text{th}} L}{R_1 \mu_n C_{\text{ox}} W} + \frac{L^2}{(R_1 \mu_n C_{\text{ox}} W)^2}}$$
(14)

where μ_n is the mobility of electrons and C_{ox} is the oxide capacitance; V_{th} , W, and L are the threshold voltage, width, and length of transistor MB4, respectively. The bias current is independent of supply voltage. To reduce the input offset voltage of the OTA, a symmetric OTA structure is chosen. The cascode current mirror is applied to increase the DC gain.

Simulation shows that the DC gain is 65dB, the GBW is 800kHz, and the phase margin is 85° with a load of 40pF. Although the feedback OTA is a one-stage amplifier, the negative feedback loop in the circuit in Fig. 5 is two-stage. To avoid oscillation after power on, two phase-compensation capacitances C_1 and C_2 are added to this bandgap circuit.

3.3 Start-up circuit

To prevent the bandgap circuit from working on



Fig.7 Micrograph of the proposed bandgap reference die

the zero working point, a start-up circuit formed by MS1 ~ MS3 is needed. When the bandgap circuit works on zero working point, V_{REF} is zero. The gate voltage of MS3 is V_{DD} , which drives MS3 on, the output of the OTA is then pulled down, and the circuit starts up to the normal working point. When the circuit works on the normal working point, assuming proper sizes for MS1 and MS2, the gate voltage of MS3 is lower than the threshold voltage, cutting off MS3 and the start-up circuit does not affect the working state of the bandgap circuit.

4 Measurement results

The presented bandgap reference has been fabricated in a UMC 0. 18µm mixed-mode process. The micrograph of the die is shown in Fig. 7. To save chip area, more than one core circuits are put into this die to share the power ring and ground ring. For better analysis, a core circuit for testing with some accessible inner nodes has also been fabricated. Each bandgap circuit occupies 0. 088mm² of chip area. Figure 8 shows the measurement results of the dependence of the output reference voltage on temperature under different supply voltages. The measurement temperature range is from 30 to 150°C. With supply voltages of 1.6 and 1.8V, the bandgap reference reaches its best performance: a temperature coefficient of 23ppm/°C. When the supply voltage increases from 2.0 to 2.5V, the temperature coefficient of the reference increases 40 ppm/°C. The from 34 to worst case is 46 ppm/°C when the supply voltage is 3.0V. The



Fig. 8 Measurement results of dependence of the output reference voltage on temperature under different supply voltages



Fig.9 Measurement results of dependence of the output reference voltage on supply voltage under different temperatures

main reasons that output reference varies with temperature are the mismatch between resistors, the nonzero temperature coefficient of the resistor, and the input offset voltage of the feedback OTA. When supply voltage is higher than 2.0V, the gain of the feedback loop decreases, causing a monotonically increasing output reference. The measurement results of dependence of the output reference voltage on supply voltage under different temperatures are shown in Fig. 9. The measurement supply voltage range is from 1.6 to 3V. We calculated that the line regulations are 2.1,2.6,3.6, and 5mV/V respectively under temperatures of 30, 60, 100, and 150°C. If supply voltage is higher than 3.0V or lower than 1.6V, the gain of the feedback OTA decreases sharply. Without a deep negative feedback loop, the output reference voltage varies greatly. With the supply voltage of 1.6V, the supply current is about $27\mu A$ and the power supply rejection ratio is about - 40dB at DC frequency. To better evaluate this work, a comparison with other current mode bandgap references is listed in Table 1.

5 Conclusion

A novel CMOS bandgap reference, which can provide an arbitrary output reference voltage above 1.24V, has been presented in this paper. Systematic mismatch in conventional current mode structures and offset in application are avoided in this work. Measurement results show that with a supply voltage of

Table 1 Comparison of current mode bandgap references

	This work	Ref.[2]	Ref.[3]	Ref.[4]
Process	0. 18µm	0. 4µm	0. 68µm	0. 25µm
	CMOS	Native	CMOS	CMOS
V/\mathbf{V}	1.6	2.2	0.98	0.85
$I/\mu { m A}$	27	2.2	18	28
$V_{\rm REF}/{ m mV}$	1450	518	605	238
V_{REF} limitation	>1.24V	no	no	${<}1.24V$
$TC/(ppm/^{\circ}C)$	23	116	15	58
LR/(mV/V)	2.1	1.1	_	> 10
PSRR	40dB@DC	-	44dB@10kHz	33dB@10kHz
Area/mm ²	0.088	0.1	0.24	0.019

1.6V, the proposed bandgap reference provides an output reference voltage of 1.45V with a temperature coefficient of 23ppm/C from 30 to $150^{\circ}C$. The supply current is $27\mu A$ and PSRR is 40dB at DC frequency. In the supply voltage range from 1.6 to 3.0V, the line regulation is 2.1mV/V at room temperature. To achieve better temperature stability, feedback OTA with higher gain and common-centroid layout are needed, and some high order curvature compensation can also be applied to this structure.

References

- [1] Jiang Y, Lee E K F. Design of low-voltage bandgap reference using transimpedance amplifier. IEEE Trans Circuits Syst II, 2000,47:552
- [2] Banba H, Shiga H, Umezawa A, et al. A CMOS bandgap reference

34:670 [3] Leung K N, Mok P K T. A sub-1-V 15-ppm/C CMOS bandgap

- voltage reference without requiring low threshold voltage device. IEEE J Solid-State Circuits,2002,37:526
- [4] Ker M D, Chen J S, Chu C Y. A CMOS bandgap reference circuit for sub-1-V operation without using extra low-threshold-voltage device. IEEE ISCAS, Vancouver, 2004:212
- [5] Leung K N, Mok P K T, Leung C Y. A 2-V 23-µA 5. 3-ppm/°C curvature-compensated CMOS bandgap voltage reference. IEEE J Solid-State Circuits, 2003, 38:561
- [6] Audy J M. Bandgap voltage reference circuit and method with low TCR resistor in parallel with high TCR and in series with low TCR portions of tail resistor. US Patent 5291122,1994
- [7] Malcovati P, Maloberti F, Pruzzi M, et al. Curvature compensated BICMOS bandgap with 1V supply voltage. IEEE J Solid-State Circuits, 2001, 36: 1076
- [8] Gray P R, Hurst P J, Lewis S H, et al. Analysis and design of analog integrated circuits. 4th ed. Wiley, 2001

一个新型 CMOS 电流模带隙基准源*

幸新鹏1,* 李冬梅2 王志华1

(1清华大学微电子学研究所,北京 100084)(2清华大学电子工程系,北京 100084)

摘要:介绍了一个新型电流模带隙基准源,该带隙基准源的输出基准可以设计为任意大于硅材料的带隙电压(1.25V)的电压,避免在应用中使用运算放大器进行基准电压放大.同时该结构消除了传统电流模带隙基准源的系统失调.该带隙基准源已通过 UMC 0.18μm 混合信号工艺验证.在1.6V电源电压下,该带隙基准源输出 1.45V的基准电压,同时消耗 27μA 的电流.在不采用曲率补偿的情况下,输出基准的温度系数在 30℃ 到 150℃的温度范围内可以达到 23ppm/℃.在电源电压从 1.6 变化到 3V 的情况下,带隙基准源的输入电压调整率为 2.1mV/V.该带隙基准源在低频(10Hz)的电源电压抑制比为 40dB.芯片面积(不包括 Pads)为 0.088mm².

关键词: CMOS; 带隙基准源; 电流模 EEACC: 1290 中图分类号: TN432 文献标识码: A 文章编号: 0253-4177(2008)07-1249-05

^{*}国家自然科学科学基金(批准号:60475018)和北京市科技发展基金(批准号:D0305004040221-2-05)资助项目

[†]通信作者.Email.xingxp1983@gmail.com

²⁰⁰⁸⁻⁰¹⁻⁰⁵ 收到,2008-03-23 定稿