

# Design of a Bandgap Reference with a Wide Supply Voltage Range\*

Sun Yueming, Zhao Menglian<sup>†</sup>, and Wu Xiaobo

(*Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China*)

**Abstract:** An on-chip voltage reference with a wide supply voltage range is required by some applications, especially that of power management (PM) controller chips applied to telecommunication, automotive, lighting equipment, etc., when high power supply voltage is needed. Accordingly, a new bandgap reference with a wide supply voltage range is proposed. Due to the improved structure, it features a high power supply rejection ratio (PSRR) and high temperature stability. In addition, an auxiliary micro-power reference is introduced to support the sleep mode of the PM chip and reduce its standby power consumption. The auxiliary reference provides bias currents in normal mode and a 1.28V reference voltage in sleep mode to replace the main reference and save power. Simulation results show that the reference provides a reference voltage of 1.27V, which has a 3.5mV drift over the temperature range from  $-20$  to  $120^{\circ}\text{C}$  and  $56\mu\text{V}$  deviation over a supply voltage range from 3 to 40V. The PSRR is higher than 100dB for frequency below 10kHz. The circuit was completed in  $1.5\mu\text{m}$  BCD (Bipolar-CMOS-DMOS) technology. The experimental results show that all main expectations are achieved.

**Key words:** wide supply voltage range; bandgap reference; line regulation; sleep mode; micro power

EEACC: 2570A

CLC number: TN433

Document code: A

Article ID: 0253-4177(2008)08-1529-06

## 1 Introduction

Bandgap reference is widely applied in most analog and mixed signal integrated circuits (ICs). Since some ICs, especially PM ICs, work under a wide operating voltage range, typically 24V/48V in communication apparatus, 14V/42V in automobiles, and 3 to 40V in lighting such as LED equipment. Thus, a bandgap reference capable of operating with a wide supply voltage range is demanded in such applications.

As a voltage reference, the bandgap reference should provide a voltage independent of power supply and temperature. Moreover, high PSRR is also a critical feature since the power supply ripples will affect its stability<sup>[1]</sup> and influence its output reference voltage.

A typical bandgap reference contains two voltage sources with opposite temperature coefficients (TC) to compensate its temperature drift. The positive TC (PTC) voltage source consists of a transistor pair with different emitter areas. Their base-emitter voltage difference ( $\Delta V_{BE}$ ) is an ideal PTC voltage source. The voltage with negative TC (NTC) is derived from the forward voltages of pn junctions. By aboratively matching the opposite TCs of two voltage sources, accurate temperature compensation can be achieved over a certain range<sup>[2,3]</sup>.

In the conventional topology, the offset voltage ( $V_{OS}$ ) of the amplifier is a major error source and is unpredictable since it is a random error produced from dispersion during the manufacturing process<sup>[4]</sup>. Moreover, this structure restricts the operating supply voltage range because the common mode input voltage of the amplifier is limited<sup>[5]</sup>. The margin of the amplifier also restricts the PSRR.

In this paper, a novel bandgap reference structure is proposed. Different from conventional structures, its PTC voltage is directly generated by an inner amplifier. Moreover, the inner amplifier is supplied by a pre-regulated reference voltage, which guarantees its normal operation over a wide supply voltage range. It also effectively improves the PSRR and load regulation of the reference. The novel bandgap reference was implemented in  $1.5\mu\text{m}$  BCD (bipolar-CMOS-DMOS) technology and verified by experimental results.

## 2 Proposed bandgap reference

Figure 1 shows a conventional bandgap reference and Figure 2 shows the complete schematic of the proposed bandgap reference. The reference is different from conventional one. It is composed of two parts: a micro-power reference and a power supply independent bandgap reference. It can be implanted in-

\* Project supported by the National Natural Science Foundation of China (No. 90707002) and the Natural Science Foundation of Zhejiang Province (No. Z104441)

<sup>†</sup> Corresponding author. Email: zhaoml@zju.edu.cn

Received 26 January 2008, revised manuscript received 29 February 2008




Fig. 1 Conventional bandgap reference

to a typical switch mode power supply (SMPS) controller IC. In addition, it supports the prevailing sleep-mode technique. When the controller is shut down, only the micro-power reference is active, providing a rough threshold voltage for the startup comparator. While the controller is working, the supply-independent bandgap reference will be activated to provide a more precise reference voltage.

## 2.1 Micro-power reference

This circuit has two characteristics: providing a primary reference voltage of 1.28V for the RUN comparator when the controller is in sleep mode and providing a PTAT current for the supply-independent bandgap reference and other circuit blocks when the controller is working. While working as the primary reference, its typical quiescent current is less than  $10\mu\text{A}$ , which makes it feature micro-power dissipation. By using transistors that can endure high voltage, it can be directly supplied by  $V_{\text{IN}}$ , which may vary from 3 to 40V.

The principle of this circuit is shown in Fig. 3.

Here,  $m$  is the ratio of the emitter areas of QA2 and QA1,  $\alpha$  is the current gain of M1 ~ M3, and  $\beta$  is the current gain of M4 ~ M6. A resistor  $R_1$  of several mega ohms determines the current  $I_A$ . The forward voltages of the base-emitter ( $V_{\text{BE}}$ ) of QA1 and QA2 are:

$$V_{\text{BE\_QA1}} = V_T \ln \frac{I_{\text{M2}}}{I_{\text{ss}}} \quad (1)$$




Fig. 2 Proposed supply-independent bandgap reference




Fig. 3 Micro-power reference

$$V_{\text{BE\_QA2}} = V_T \ln \frac{I_{\text{M3}}}{m I_{\text{ss}}} \quad (2)$$

where  $V_T = kT/q$ ,  $k$  is the Boltzmann's constant,  $q$  is the electron charge,  $T$  is the temperature in Kelvin (or absolute temperature), and  $I_{\text{ss}}$  is the reverse saturation current of the base-emitter junction of QA1.

Using the current mirror M1 ~ M3, the current  $I_{\text{M2}}$  and  $I_{\text{M3}}$  is:

$$I_{\text{M2}} = I_{\text{M3}} = \alpha I_A \quad (3)$$

Then the voltage across  $R_2$  and  $R_3$  becomes:

$$V_{\text{R2}} = I_{\text{M2}} R_2 = \alpha I_A R_2 \quad (4)$$

$$V_{\text{R3}} = (I_{\text{M3}} + I_{\text{M4}}) R_3 = (\alpha I_A + I_B) R_3 \quad (5)$$

Because QA1 and QA2 share the same base node, the base voltage is:

$$V_{\text{BE\_QA1}} + V_{\text{R2}} = V_{\text{BE\_QA2}} + V_{\text{R3}} \quad (6)$$

From Eqs. (1) ~ (5), we can derive:

$$R_3 I_B + \alpha I_A (R_3 - R_2) = V_T \ln m \quad (7)$$

Here,  $R_2$  is equal to  $R_3$ . Thus, a proportional to absolute temperature (PTAT) current is obtained as:

$$I_B = \frac{V_T \ln m}{R_3} \quad (8)$$

Therefore, the output voltage of the micro-power voltage reference is:

$$\begin{aligned} V_{\text{REF1}} &= V_{\text{BE\_QA4}} + I_{\text{PTAT}} R_5 \\ &= V_{\text{BE\_QA4}} + \beta \frac{R_5 V_T \ln m}{R_3} \end{aligned} \quad (9)$$

where  $V_{\text{BE\_QA4}}$  has a negative temperature coefficient. Thus, a stable reference voltage with a near zero temperature coefficient can be obtained by choosing appropriate values of  $\beta$ ,  $R_3$ ,  $R_5$ , and  $m$ .

Because the bias current  $I_A$  is generated by  $R_1$ , this reference does not need a startup circuit. Moreover, the accuracy of  $R_1$  is not critical because the reference voltage does not depend upon  $I_A$ .

Transistors M7 and QA3 form a feedback loop to keep QA1 and QA2 working in the forward active region. If the supply voltage  $V_{\text{IN}}$  rises, the voltage across  $R_2$  and  $R_3$  will also rise, as well as the gate voltage of M7. Then the current flowing through M7 and QA3 rises too, pulling up the base voltage of QA3, QA1,




Fig. 4 Proposed supply-independent bandgap reference

and QA2. As a result, QA1 and QA2 keep their status in the forward active region. Transistor M6 works as a voltage controlled resistor. Because  $R_2$  equals  $R_3$ , when supply voltage  $V_{IN}$  climbs up, the voltage variation over gate and source nodes of M6 is approximately equal. So the current flowing through M6 is not influenced by the supply voltage.

In the layout of this bandgap reference,  $R_5$  is replaced by several trimmable resistors to achieve a precise predicted reference voltage after tape-outing.

### 2.2 Supply-independent bandgap reference

Using a unique structure to generate the reference voltage, the bandgap reference has good line regulation. Different from the micro-power reference above, it can supply a current up to 1mA, which is significant to the SMPS controller. In addition, this reference can be shut down in sleep mode to save power. The detailed circuit is shown in Fig. 4.

Usually, bipolar transistors have a smaller offset and higher gain than MOS transistors<sup>[6]</sup>. Thus, bipolar transistors are adopted as input differential pairs to reduce the offset and to provide a higher gain.

Here, the parameter  $n$  is the ratio of the emitter junction sizes of QB3 and QB4.  $I_{bias}$  is a bias current provided by the micro-power reference. Transistors QB1~QB4 and resistor  $R_9$  constitute an OTA circuit. While working stably, the currents flowing through QB3, QB4 differential pairs will tend to be equal. Thus, the difference of the base-emitter voltage of QB3 and QB4 is:

$$\begin{aligned} \Delta V_{BE} &= V_{BE\_QB3} - V_{BE\_QB4} \\ &= V_T \ln \frac{I_{QB3}}{I_{ss}} - V_T \ln \frac{I_{QB4}}{nI_{ss}} = V_T \ln n \end{aligned} \quad (10)$$

The base nodes of QB3 and QB4 clamp the voltage drop across  $R_7$ , generating a PTAT current




Fig. 5 Reversed nested Miller compensation

through  $R_7$ . The reference voltage includes two parts: the PTC voltage across  $R_6$  and  $R_7$ , which is produced by the PTAT current, and the NTC voltage of  $V_{BE}$ .

$$\begin{aligned} V_{REF} &= V_{BE\_QB5} + \frac{\Delta V_{BE}}{R_7} (R_6 + R_7) \\ &= V_{BE\_QB5} + \frac{V_T \ln n}{R_7} (R_6 + R_7) \end{aligned} \quad (11)$$

Transistors QB6~QB9 constitute a feedback loop to stabilize the collector current of QB5. If this current falls, the voltage across  $R_7$  will become smaller, which is amplified by the OTA. The base of QB6 is connected to the reverse output terminal of OTA; therefore, it also rises. Transistor QB7 is biased by QB5, so it always works in the forward active region. QB6 and QB7 can be regarded as a simple amplifier. Therefore, the voltage rising of the base of QB6 causes a significant reduction in the collector current of QB8 and then an increase in the base voltage of QB9. As a result, the current flowing through  $R_6$ ,  $R_7$ , and QB5 rises and succeeds in compensating the initial current fluctuation. Thus, the current flowing through QB5 stabilizes.

Here transistor QB9 is the key component. It works in the forward active region. The current flowing through QB9 ensures the large current output ability of  $V_{REF}$  up to 1mA. In addition, because QB9 is forward biased, the voltage on node A equals the reference voltage plus  $V_{BE}$  (forward-biased diode voltage drop of QB9). It is about 2V in this design and is power supply-independent, ensuring the circuit can be supplied by a wide voltage range.

### 2.3 Frequency compensation

As mentioned above, the amplifier used to stabilize the reference voltage is as a three-stage amplifier, as shown in Fig. 5, and only the inner stage constituted by QB6 and QB7 has a positive  $G_{m2}$ . Here, the points A, B, and C correspond to those in Fig. 4. In this situation, reversed nested Miller compensation (RNMC) is the most suitable approach<sup>[7]</sup>. Based on the Miller effect, the dominant pole  $p_1$  is related to the compensation capacitor  $C_{C1}$ . Therefore, the value of  $C_{C1}$  determines the system's stability. Here, nulling resistors are introduced to cancel the RHP zero and to achieve a better high-frequency dynamic range. More-




Fig.6 Simulated temperature dependence of output reference voltage




Fig.7 Simulated output voltage of bandgap reference circuit versus power supply

over, a proper resistor load at the output node can also reduce the output impedance for better stability.

### 3 Simulation and experimental results

Simulations of the proposed bandgap reference were performed in  $1.5\mu\text{m}$  BCD technology. Figure 6 shows the simulated output voltages of the two references, micro-power reference, and supply-independent reference, respectively, when temperature sweeps from  $-20$  to  $120^\circ\text{C}$ . Here, a supply voltage of  $12\text{V}$  is applied. The  $V_{\text{REF1}}$  of the micro-power reference has a maximum drift of  $\pm 3\text{mV}$  around the mean output voltage of  $1.286\text{V}$ . The  $V_{\text{REF}}$  of the supply-independent reference has a maximum drift of  $\pm 1.7\text{mV}$  around the mean output voltage of  $1.276\text{V}$ .

Figure 7 shows the simulated output voltage of power supply-independent reference as a function of the power supply voltage at  $27^\circ\text{C}$ . The figure shows that the line regulation of  $1.5\mu\text{V/V}$  is achieved over the supply voltage range from  $3$  to  $40\text{V}$  with a maximum quiescent current of  $80\mu\text{A}$ .

Powered by a  $12\text{V}$  supply, the simulated PSRR curve of the bandgap reference is shown in Fig. 8. The curve shows that the PSRR is higher than  $100\text{dB}$  for frequencies below  $10\text{kHz}$ .




Fig.8 Simulated PSRR of the bandgap voltage reference




Fig.9 Simulated output voltage of bandgap reference circuit versus output current





Fig.10 Photograph of proposed bandgap reference

Figure 9 shows the simulated output voltage of the bandgap reference as a function of the operating current when powered by a  $12\text{V}$  supply. The  $V_{\text{REF}}$  is nearly linear with the operating current and the maximum variation is about  $22\text{mV}$ .


The bandgap circuit was fabricated in  $1.5\mu\text{m}$   $2\text{p}2\text{m}$  BCD technology. The chip photograph is shown in Fig. 10. The circuit area is  $1180\mu\text{m} \times 434\mu\text{m}$  including two trimming resistor arrays.

The testing schemes are shown in Fig. 11.

Adjusting the supply voltage from  $2.5$  to  $16\text{V}$ , the measured line regulation curve is plotted in Fig. 12. The curve is flat over a wide range of input voltages from  $2.5$  to  $10\text{V}$  with a drift of about  $300\mu\text{V}$ . A dramatic change happens when  $V_{\text{IN}}$  exceeds  $10\text{V}$ . This is due to the transistor breakdown under high voltages, which is restricted by the process. The working voltage could extend to  $40\text{V}$  if the proper high voltage process is available.



Testing scheme of line regulation



Testing scheme of load regulation

Fig.11 Testing schemes for line and load regulation




Fig.12 Measured output voltage of bandgap reference circuit versus power supply




Fig.13 Measured reference voltage versus output current curve of the bandgap reference circuit

The load regulation was tested at a supply voltage of 8V. A microampere meter in series with a load resistor  $R_L$  is used to monitor the current. By adjusting  $R_L$ , the curve of  $V_{REF}$  versus output current is obtained, as shown in Fig. 13.

For supply voltages between 2.5 and 10V, the test shows that the maximum quiescent current of this reference is  $66\mu A$  in normal mode and  $10.5\mu A$  in sleep mode.

Table 1 summarizes the reference specifications obtained from simulation and measurement, respectively.

Table 1 Simulated and measured results of the proposed bandgap reference

Specification	Simulated	Measured
Supply voltage range	3 ~ 40V	2.5~10V*
Supply dependency	1.5µV/V	40µV/V
Temperature coefficient	- 20~120°C	-
	20ppm	
Load regulation	0 ~ 1mA	0 ~ 100µA
	22mV/mA	
PSRR (<10kHz)	102dB	-
Maximum quiescent power consumption	Sleep mode	90µW
	Normal mode**	556µW

\* Limited by recent process

\*\* The value at supply voltage of 10V

Table 2 presents a comparison between the reference and reported wide-range supplied bandgap references and shows that the proposed reference offers better line regulation than those previously reported.

Table 2 Comparison of wide-range supplied bandgap reference

	Rincon-Mora <sup>[8]</sup>	Paul <sup>[9]</sup>	This work
Year	1998	2005	2007
Technology	2µm CMOS with an added P-base layer	0.5µm-BCD	1.5µm-BCD
Supply voltage range	1.2 ~ 10V	4 ~ 8V	2.5 ~ 10V
Measured line regulation	408µV/V	2mV/V	40µV/V

## 4 Conclusion

A bandgap reference featuring supply-independent performance over a wide range of supply voltages was designed and fabricated in 1.5µm BCD technology. A novel structure was proposed to improve its performances such as PSRR and temperature stability. Moreover, an auxiliary micro-power reference was introduced to support the sleep mode and reduce its standby power consumption. Experimental results showed that besides wide supply voltage adaptability, a near zero temperature coefficient of 20ppm/°C, a line regulation of 40µV/V, a PSRR higher than 100dB, and a load regulation of 22mV/mA were also achieved.

**Acknowledgments** The project received support from the National Semiconductor Corp. (NSC). The authors would like to thank David Pace, Kalon Chu, and Guy Cheung, the senior engineers of NSC, for their helpful discussions and instructions.

## References

- [1] Sodagar A M, Najafi K. A wide-range supply-independent CMOS voltage reference for telemetry-powering applications. Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, 2002; 401
- [2] Brokaw A P. A simple three-terminal IC bandgap reference. IEEE J Solid-State Circuits, 1974, SC-9; 388
- [3] Sanduleanu M A T, Tuijl A J M, Wassenaar R F. Accurate low-power bandgap voltage reference in 0.5-µm CMOS technology. Electron Lett, 1998, 34(10); 1025
- [4] Song B, Gray P R. A precision curvature-compensated CMOS bandgap reference. IEEE J Solid-State Circuits, 1983, SC-18; 634
- [5] Jiang Y, Lee E K F. A 1.2V bandgap reference based on transimpedance amplifier. IEEE International Symposium on Circuits and Systems, 2000, 4; 261
- [6] DeGrauwe M G R, Leuthold O N, Vittoz E A, et al. CMOS voltage references using lateral bipolar transistors. IEEE J Solid-State Circuits, 1985, SC-20; 1151
- [7] Palumbo G, Pennisi S. Feedback amplifiers; theory and design. Norwell, MA; Kluwer, 2002; 126
- [8] Rincon-Mora G A, Allen P E. A 1.1-V current-mode and piecewise-linear curvature-corrected bandgap reference. IEEE J Solid-State Circuits, 1998, 33(10); 1551
- [9] Paul R, Patra A, Baranwal S, et al. Design of second-order sub-bandgap mixed-mode voltage reference circuit for low voltage applications. 18th International Conference on VLSI Design, 2005; 307

## 一种宽电源电压带隙基准源的设计\*

孙越明 赵梦恋<sup>†</sup> 吴晓波

(浙江大学超大规模集成电路设计研究所, 杭州 310027)

**摘要:** 提出一种可在宽电源电压范围下工作的带隙基准源设计. 由于采用了一些新的结构, 使得其电源抑制比和温度稳定性有明显提高. 为支持电源管理芯片的休眠工作模式以降低待机功耗, 电路中专门设置了一个辅助的微功耗基准, 在正常模式下为电路提供偏置, 在休眠模式中替代主基准以节省功耗. 仿真结果表明, 该基准源提供的 1.27V 基准电压在 -20 至 120°C 范围内的最大温漂为 3.5mV. 当供电电压由 3V 变化至 40V 时, 基准电压的变化为 56 $\mu$ V. 在低于 10kHz 的频率范围内基准源具有大于 100dB 的电源抑制比. 芯片采用 1.5 $\mu$ m BCD(Bipolar-CMOS-DMOS)工艺设计与实现. 实验结果证实上述设计目标已基本实现.

**关键词:** 宽电源电压; 带隙基准; 线性调整率; 休眠模式; 微功耗

**EEACC:** 2570A

**中图分类号:** TN433      **文献标识码:** A      **文章编号:** 0253-4177(2008)08-1529-06

\* 国家自然科学基金(批准号:90707002)和浙江省自然科学基金(批准号:Z104441)资助项目

<sup>†</sup> 通信作者. Email: zhaoml@zju.edu.cn

2008-01-26 收到, 2008-02-29 定稿