Layout and process hot carrier optimization of HV-nLEDMOS transistor*

Qian Qinsong(钱钦松)[†], Li Haisong(李海松), Sun Weifeng(孙伟锋), and Yi Yangbo(易扬波)

(National ASIC System Engineering Research Center, Southeast University, Nanjing 210096, China)

Abstract: Two layout and process key parameters for improving high voltage nLEDMOS (n-type lateral extended drain MOS) transistor hot carrier performance have been identified. Increasing the space between Hv-pwell and n-drift region and reducing the n-drift implant dose can dramatically reduce the device hot carrier degradations, for the maximum impact ionization rate near the Bird Beak decreases or its location moves away from the Si/SiO₂ interface. This conclusion has been analyzed in detail by using the MEDICI simulator and it is also confirmed by the test results.

Key words: nLEDMOS; hot carrier degradation; layout; process DOI: 10.1088/1674-4926/30/3/034004 EEACC: 2560

1. Introduction

For many smart-power applications, such as PDP drivers^[1,2], lateral DMOS transistors are the devices of choice as they are compatible with the standard CMOS process and can be easily integrated^[3,4]. A severe drawback, however, is that the current is flowing close to the Si/SiO₂ interface and because of the large drain voltages applied (above 100 V) the devices are vulnerable to hot carrier injection and trapping. The hot carrier degradation mechanism of 12–40 V nLDMOS^[3–7] has been well investigated. However, the hot carrier improved method of the nLEDMOS, whose breakdown voltage is above 100 V especially, is less documented.

In this paper, several layout and process key parameters for improving 100 V nLEDMOS transistor hot carrier performance have been identified. The space between Hv-pwell and n-drift region and their doping concentration can significantly impact device HC (hot carrier) performance and need to be optimized. Increasing the space between Hv-pwell and n-drift region and reducing the n-drift implant dose can dramatically reduce the device hot carrier degradations, for the maximum impact ionization rate near the Bird's Beak decreases or its location moves away from the Si/SiO₂ interface. However, the former method will affect the turn-on voltage stability, while the latter method will affect the device electric safe operation area. The relationship between these parameters and device HC performance has been investigated by using the MEDICI simulator, which well supports the experimental findings.

2. Device structure

The devices investigated in this paper are high voltage nLEDMOS compatible with bulk-silicon standard CMOS processing, shown in Fig. 1. The n-drift and channel length of the nLEDMOS are about 7 and 4 μ m, respectively. The threshold voltage and the maximal turn-off breakdown voltage of the nLEDMOS are 1.5 and 120 V, respectively. The most impor-

tant layout parameters (i.e., the space between Hv-pwell and n-drift *A*, the channel length *B*) are also indicated in Fig. 1. Since the channel length correlates with the device I_{on} requirement strongly, the channel length *B* of all the devices investigated in this paper is 4 μ m constantly. The detailed structure and technology parameters can be seen in Table 1.

3. Measurement and discussion

It was identified that one-dimensional device layout parameter A and the n-drift implant dose can strongly impact HV-nLDMOS HC performance. Figure 2(a) displays the measured specific on-resistor (R_{on}) degradation as a function of the stress time versus Hv-pwell to n-drift space A, showing that as A increases R_{on} degradation can be greatly reduced. Figure 2(b) shows that as the n-drift implant dose changed from



Fig. 1. Cross section (not to scale) of the nLEDMOS showing the main geometrical parameters of the device.

Table 1. Detailed structure and technology parameters of the proposed device.

Item	Value	Unit
Hv-pwell boron implant dose	3.5×10 ¹³	atom/cm ²
p-sub doping concentration	7×10^{14}	atom/cm ³
n-drift phosphor implant dose	4.1×10^{12}	atom/cm ²
Vt adjustment implant dose (BF ₂)	0.9×10^{12}	atom/cm ²
Gate oxide thickness	200	Å
Field oxide thickness	4400	Å
Poly thickness	0.55	μ m
Aluminum thickness	0.8	μ m

^{*} Project supported by the National High Technology Research and Development Program of China (No. 2004AA1Z1060).

[†] Corresponding author. Email: qianqinsong@seu.edu.cn

Received 19 April 2008, revised manuscript received 12 November 2008



Fig. 2. Measured R_{on} degradation as a function of the stress time versus Hv-pwell to (a) n-drift spacing A and (b) n-drift implant dose. Measured at $V_{gs} = 3 \text{ V}, V_{ds} = 90 \text{ V}.$



Fig. 3. Simulated nLEDMOS impact ionization rate at $V_{gs} = 3$ V, $V_{ds} = 100$ V.



Fig. 4. Simulations demonstrate that as the parameter A increases, the maximum impact ionization rate point location gradually moves away from Si/SiO₂ interface around the BB region at $V_{gs} = 3$ V, $V_{ds} = 100$ V.

 5.1×10^{12} to 4.5×10^{12} cm⁻², R_{on} degradation is also reduced after a stress time of about 100 s. The n-drift implant dose and the parameter A of the devices under investigation in Figs. 2(a) and 2(b) are 4.5×10^{12} cm⁻² and 2 μ m, respectively.

To understand Figs. 2(a) and 2(b), detailed 2-D TCAD simulations are performed to gain insight into the physical mechanisms ruling the device degradation. Figure 3 clearly shows there are two peak impact ionization rate points along the flow lines under a typical operation condition. One point is near the BB (bird's beak) region and the other near the drain, both of which generate a mass of hot carriers. The obvious difference between the two points is that the first one is very close to the Si/SiO₂ interface, which means the impact ionization rate and the location of this point dominate the device degradation magnitude.



Fig. 5. Simulations demonstrate that as the n-drift implant dose decreases from 5.1×10^{12} to 4.5×10^{12} cm⁻², the magnitude of the peak electric field close to the BB region decreases too at $V_{gs} = 3$ V, $V_{ds} = 100$ V.



Fig. 6. Electron temperature along the Si/SiO₂ interface of the nLED-MOS at $V_{gs} = 3$ V, $V_{ds} = 100$ V versus (a) parameter A and (b) n-drift dose.

Figure 4 shows the relationships between the maximum II rate point location and the device parameter A near the BB region at $V_{gs} = 3 \text{ V}$, $V_{ds} = 100 \text{ V}$. The simulations demonstrate that as the parameter A increases from 1.5 to 2.5 μ m, the maximum impact ionization rate point location gradually moves away from Si/SiO₂ interface, reducing the amount of the D_{it} formation and hot carriers injection near the BB region^[5–8].

Figure 5 shows the magnitude of the horizontal electric field along the Si/SiO₂ interface at $V_{gs} = 3$ V, $V_{ds} = 100$ V. As can be seen from Fig. 5, when the n-drift implant dose decreases, the magnitude of the peak electric field close to the BB region also decreases rapidly. As the impact ionization rate of this region decreases, the device degradation is reduced.

It can be seen clearly from Figs. 6(a) and 6(b) that as the parameter A increases or the n-drift implant dose decreases, the electron temperature along the Si/SiO₂ interface of the nLEDMOS decreases close to 1000 K near the BB region. A similar conclusion can also been drawn for the hole temperature along the Si/SiO₂ interface.

Figures 7(a) and 7(b) show the probability per unit length that a carrier is injected into the oxide along Si/SiO₂ interface at $V_{gs} = 3.3$ V, $V_{ds} = 100$ V versus n-drift implant dose and parameter A, respectively. The simulation results indicate that as the n-drift implant dose decreases and the A



Fig. 7. Probability per unit length that a carrier is injected into the oxide along Si/SiO₂ interface at $V_{gs} = 3.3$ V, $V_{ds} = 100$ V versus (a) n-drift implant dose and (b) parameter A.

increases the probability per unit length that a carrier is injected into the oxide along Si/SiO_2 interface decreases, which agrees well with the experiment results.

Because of the photolithgraphy alignment error, the device turn-on voltage relative drift gradually rises as the parameter A decreases. And due to the Kirk effect^[9], reducing the n-drift implant dose causes the nLEDMOS safe operating area (SOA) to shrink under typical gate bias condition ($V_{gs} = 5$ V). Thus these two layout and process key parameters need to be compromised alongside the device turn-on voltage stability, E-SOA (electric safe operating area) and HC-SOA (hot carrier safe operating area).

4. Conclusion

In this paper, the layout and process optimization for hot carrier of nLEDMOS transistor have been experimentally investigated. Increasing the space between Hv-pwell and n-drift region and reducing the n-drift implant dose can dramatically reduce the device hot carrier degradations, for the maximum impact ionization rate decreases or its location moves away from the Si/SiO₂ interface. This conclusion has been analyzed by using the MEDICI simulator and it is also confirmed by the testing results. The fab productivity of PDP data driver IC chip with the proposed device is 90%, which is a satisfactory result considering its large edge loss due to the big chip size (8 × 1.4 mm²). Because the former method may affect the turnon voltage stability, while the latter method may affect device electric SOA area, due to the photolithgraphy alignment error and Kirk effect, respectively, these two parameters need to be compromised to some extent for a high reliability device.

References

- Sun Weifeng, Shi Longxing, Sun Zhilin, et al. High-voltage power IC technology with nVDMOS, RESURF pLDMOS, and novel level-shift circuit for PDP scan-driver. IEEE Trans Electron Devices, 2006, 53(4): 891
- [2] Sun Weifeng, Wu Jianhui, Yi Yangbo, et al. High-voltage power integrated circuit technology using bulk-silicon for plasma display panels data driver IC. Microelectron Eng, 2004, 71: 112
- [3] Moens P, Bauwens F, Thomason M. Two-stage hot carrier degradation of LDMOS transistors. Proceedings of the 17th International Symposium on Power Semiconductor Devices & ICs, 2005
- [4] Aresu S, de Ceuninck W, van den Bosch G, et al. Evidence for source side injection hot carrier effects on lateral DMOS transistors. Microelectron Reliab, 2004, 44(9–11): 1621
- [5] Moens P, van den Bosch G. Characterization of total safe operating area of lateral DMOS transistors. IEEE Trans Device Mater Reliab, 2006, 6: 349
- [6] Moens P, Mertens J, Bauwens F, et al. A comprehensive model for hot carrier degradation in LDMOS transistors. IEEE 45th Annual Int Reliability Physics Symp, 2007: 492
- [7] Wu K M, Chen J F, Su Y K, et al. Anomalous reduction of hotcarrier-induced on-resistance degradation in n-type DEMOS transistors. IEEE Trans Device Mater Reliab, 2006, 6(3): 371
- [8] Moens P, van den Bosch G, de Keukeleire. Hot-carrier degradation phenomena in lateral and vertical DMOS transistors. IEEE Trans Electron Devices, 2004, 51(4): 623
- [9] Cheng C C, Wu J W, Lee C C, et al. Hot carrier degradation in LDMOS power transistor. Proceedings of the 11th International Symposium on the Physical and Failure Analysis of Integrated Circuits, 2004: 283
- [10] Sun Zhilin, Sun Weifeng, Shi Longxing. Modeling Kirk effect of RESURF LDMOS. Solid-State Electron, 2005, 49: 1896