Benchmark tests on symmetry and continuity characteristics between BSIM4 and ULTRA-BULK*

Niu Xudong(牛旭东)^{1,2}, Li Bo(李博)^{1,2}, Song Yan(宋岩)², Zhang Lining(张立宁)², and He Jin(何进)^{1,2,†}

(1 Micro and Nano Electric Device and Integrated Group, The Key Laboratory of Integrated Microsystems,

(2 TSRC, Key Laboratory of Microelectronics, Devices and Circuits of Ministry of Education,

School of Electronics and Computer Science, Peking University, Beijing 100871, China)

Abstract: This paper presents the benchmark test results on the symmetry and continuity characteristics between BSIM4 from Berkeley and ULTRA-BULK from Peking University. It is shown that the industry standard model BSIM4 has a series of the shortcomings of the continuity and symmetry, such as the charge, high-order current derivatives, and the trans-capacitances while the latest advanced surface-potential based MOSFET compact model, ULTRA-BULK, demonstrates all necessary continuity and symmetry characteristics, which are very important for analog and RF circuit design.

Key words: compact model; BSIM4; ULTRA-BULK; circuit design; continuity; symmetry DOI: 10.1088/1674-4926/30/3/034006 EEACC: 2560R; 2560F

1. Introduction

Compact models bridge the gap between circuit design and process fabrication, playing an important role in the development of the CMOS-based IC industry. The BSIM series of compact MOSFET models are the industry standards which are successfully used throughout the semiconductor industry and the research community for digital and analog circuit design. Most of the traditional MOSFET compact models, however, have drawbacks stemming from simplifying assumptions made during their development. These drawbacks limit the accuracy of these models in specific operation regions of devices such as analog circuit and RF circuit simulation. For example, BSIM3v3, MM9, and PCIM have discontinuities in the derivatives of the drain current and terminal charges at the boundary between forward and reverse mode operation^[1-6]. Another problem of these models is the incorrect capacitance versus bias behavior, such as unequal C_{gd} and C_{gs} values at $V_{\rm ds} = 0$. Although the technical experts consider BSIM4 to be an excellent model for 90 nm node and beyond, the drawbacks on its continuity and symmetry will lead to problems in analog applications. The same case exists even at 180 and 130 nm. The threshold voltage based concept of both BSIM3 and BSIM4 is generally considered to be the primary cause.

Due to the identified drawbacks of these threshold voltage based models mentioned above, advanced compact models are developed based on the surface potential approach, charge approach and BSIM model enhancement^[7–12]. Among them, the surface potential based models are generally believed to be the physics based model that retains the essential basic physics of a MOSFET and gives continuous representation of device characteristics for all regions. Meanwhile, it is easier to implement gate leakage current and quantum mechanical effects (QME) into these models, both of which are becoming more and more critical with the trend of scaling down. The surface potential based models are established on the physical characteristics of CMOS, using less number of parameters compared with other models, thus, the considerable attention in recent years has been focused on developing such a kind of the surface-potential-based models^[13].

The ULTRA-BULK is developed in the Nano- & Tera-Device and Circuit group of Peking University of China to overcome drawbacks of the traditional threshold voltage based models and aiming at fulfilling the following features: the first-principle derivation of the complete MOSFET surface potential equation^[14,15]; physics based analytic solution of the surface potential equation^[16]; accurate description of physics based channel current equation and calculation^[17]; and selfconsistent modeling of short-channel effects to ensure the high accuracy parameter extraction^[18]. The latest model predictions have also been verified by the numerical analysis and the wide experiment data, proving the ULTRA-BULK validity^[17]. This paper presents the test results on the symmetry and continuity characteristics between the latest improved BSIM model, BSIM4, from Berkeley and ULTRA-BULK from Peking University. It is shown that the industry standard model BSIM4 has a series of the shortcomings of the continuity and symmetry, such as the charge, high-order current derivatives and the trans-capacitances while the latest advanced surface-potential based MOSFET compact model,

Peking University Shenzhen Graduate School, Shenzhen 518055, China)

Project supported by the National Natural Science Foundation of China (No. 90607017) and the Scientific Research Foundation for the Returned Oversea Chinese Scholars, State Education Ministry of China.

[†] Corresponding author. Email: jinhe@ime.pku.edu.cn Received 20 May 2008, revised manuscript received 15 November 2008



Fig. 1. Circuit used in the Gummel symmetry tests.

ULTRA-BULK, demonstrates all necessary continuity and symmetry characteristics, which are very important for analog and RF circuit design.

2. Comparison between BSIM4 and ULTRA-BULK

The BSIM4 is the successor of the BSIM3; both have been widely used in the present international semiconductor industry. Compared with BSIM3, the advantages of the BSIM4 includes: more accurate short/narrow channel effect model; multiple current saturation mechanisms; quantum mechanic effective gate oxide thickness model; gate dielectric tunneling current model; enhanced RF model including unified flicker noise model, holistic thermal noise model and parasitical component model; scalable stress effect model, etc. The BSIM4 model, however, also demonstrates a series of drawbacks due to the $V_{\rm th}$ based model characteristics, such as too many parameters, negative capacitance and conductance in some cases. The serious problems of BSM4 are the discontinuities in derivatives of the drain current and terminal charges at the boundary between forward ($V_{ds} > 0$) and reverse ($V_{ds} < 0$) mode operation, which cannot predict RF circuit performance correctly. Besides mere digital circuits, since CMOS is playing a more and more important role in RF and analog circuits, it is crucial for the international semiconductor industry to have an independent compact model to predict the transistor performance in all conditions (including RF and analog circuits). In order to overcome the shortcomings of the BSIM4 and other models, new generation surface potential based model, ULTRA-BULK has been developed. As a result of the physical essence of ULTRA-BULK, it can provide accurate results for the whole operation region from DC to over 50 GHz. So far, there have no evident shortcomings of the ULTRA-BULK model to be found although it needs more tests and applications to further calibrate.

For the crucial importance of symmetry and continuity characteristics to the convergence in simulation and analysis of RF and analog circuits, our attentions are focused to these characteristics and the tests are based on them. The results of Gummel symmetry tests on BSIM4 and ULTRA-BULK are



demonstrated in this paper. The circuit used in Gummel symmetry tests is shown in Fig. 1. It is evident that for uniform doped MOSFET the drain current I_d should be an odd function of V_x which is

$$I_{\rm d}(V_{\rm x}) = -I_{\rm d}(-V_{\rm x}).$$
 (1)

So we can get

$$I_{\rm x}(V_{\rm x}) = 0.5(I_{\rm d}(V_{\rm x}) - I_{\rm s}(V_{\rm x})).$$
(2)

Furthermore, if a MOSFET is continuous around $V_{ds} = 0$, I_d and its derivatives with respect to V_x should be continuous and its second derivative with respect to V_x should be 0 at $V_x = 0$.

Figures 2 and 3 demonstrate the simulated variation of I_x , dI_x/dV_x and d^2I_x/dV_x^2 versus V_x . It is easy to see that I_x versus V_x of BSIM4 and ULTRA-BULK are both symmetric and continuous around $V_x = 0$. But the first derivative and second-order derivative of I_x of BSIM4 with respect to V_x are



Fig. 4. Plots of the derivative of Q_g and Q_b versus V_x .



Fig. 5. Plots of derivative of Q_d and Q_s versus V_x .

discontinuous at $V_x = 0$. In contrast, ULTRA-BULK model shows a perfect symmetry of both dI_x/dV_x and d^2I_x/dV_x^2 around $V_x = 0$.

In addition to the current behavior, we can get the terminal charge behavior by using the circuit in Fig. 1. We also sweep V_x from a negative value to an equal positive value to simulate the gate, source, drain and bulk charges of the MOS-FET (Q_g , Q_s , Q_d , and Q_b), respectively. We make the derivatives of charges versus V_x plotted and we can see the charge behavior in the plots. If a model is continuous around $V_x = 0$, the derivatives of charges should pass smoothly through $V_x = 0$ and have no discontinuities. Furthermore, the derivatives of Q_s and Q_d should be equal and opposite at $V_x = 0$ because the device is assumed to be symmetric. Figures 4 and 5 demonstrate the charge behavior comparison. It is obvious that the derivative of the gate, source, drain and bulk charges versus V_x are discontinuous around $V_x = 0$ in BSIM4. But all the plots of ULTRA-BULK show no discontinuity around $V_x = 0$.

Another problem of BSIM4 lies in the capacitance



Fig. 7. Plots of capacitances (C_{gd} and C_{gs}) versus V_x .

model. An ideal symmetric device should be symmetric, the capacitance $C_{\rm gs}$ and $C_{\rm gd}$ should have be equal at $V_{\rm x} = 0$ as well as $C_{\rm bs}$ and $C_{\rm bd}$, $C_{\rm dd}$ and $C_{\rm ss}$, respectively. The asymmetry in capacitance model may induce the nonconservation of charge and energy, resulting in the nonconvergence and the abortion of circuit simulation. Figures 6 and 7 demonstrate the comparison of the capacitance behavior between BSIM4 and ULTRA-BULK. It is evident that capacitances ($C_{\rm gd}$ and $C_{\rm gs}$, $C_{\rm bd}$ and $C_{\rm bs}$, $C_{\rm dd}$ and $C_{\rm ss}$) versus $V_{\rm x}$ of BSIM4 are not equal at $V_{\rm x} = 0$, respectively. But the capacitances in Figs. 6 and 7 are equal at $V_{\rm x} = 0$ in ULTRA-BULK ($C_{\rm gd} = C_{\rm gs}$, $C_{\rm bd} = C_{\rm bs}$, $C_{\rm dd} = C_{\rm ss}$).

Furthermore, the capacitance behavior can be seen from Fig. 8 in another way. Here, capacitances (C_{gd} and C_{gs} , C_{bd} and C_{bs} , C_{dd} and C_{ss}) versus V_{gb} of BSIM4 are not equal where V_{ds} is fixed to 0, but those of ULTRA-BULK are equal. So we can see the errors of capacitances in the model of BSIM4 and the advantages of ULTRA-BULK.

3. Conclusion

The newly developed model ULTRA-BULK in Peking University avoids using the specific assumptions in the threshold voltage based models, thus, it is a more accurate CMOS model to predict CMOS characteristics in physics, especially at the condition that the source and drain operate at the zero bias or that the gate bias is around the threshold. The comparison of symmetry and continuity tests between BSIM4 and ULTRA-BULK has been presented. Through the Gummel



Fig. 8. Plots of capacitances behavior versus Vgb of BSIM4 and ULTRA-BULK.

symmetry tests, the typical terminal currents and charges of MOSFET are obtained, which enable us to discuss the distribution of the currents and charges between the two models. The results show that the current, charge and capacitance behaviors of the new model ULTRA-BULK have not any drawbacks and flaws that BSIM4 and other published models have. This surface potential based model gives consistent I-V and C-V models and shows good continuous and symmetric characteristics. Therefore, ULTRA-BULK can predict and model the typical RF and analog circuits effectively, such as R2R, MRC, VARACTOR, etc.

References

- Joardar K, Gullapalli K K, McAndrew C C, et al. An improved MOSFET model for circuit simulation. IEEE Trans Electron Devices, 1998, 45(1): 134
- [2] http://bsim.eecs.berkeley.edu
- [3] Veeraraghavan S. SSIM: a new charge-based MOSFET model. MCNC Circuit Simulation Workshop, 1990
- [4] Enz C C. MOS transistor modeling dedicated to low-current and low voltage analog circuit design and simulation. 6th Brazilian School of Microelectronics, 1996
- [5] DeGraff H C, Klaasen F M. Compact transistor modeling for circuit design. New York: Springer-Verlag, 1990
- [6] Arora N D, Rios R, Huang C, et al. PCIM: a physically based continuous short-channel IGFET model for circuit simulation. IEEE Trans Electron Devices, 1994, 41: 988
- [7] Mattausch M M, Feldmann U, Rahm A, et al. Unified com-

plete MOSFET model for analysis of digital and analog circuits. IEEE T-CAD, 1996, 15: 1

- [8] Van Langevelde R, Klaassen F M. An explicit surface-potential based MOSFET model for circuit simulation. Solid-State Electron, 2000, 44: 409
- [9] Chen T L, Gildenblat G. Analytical approximation for the MOSFET surface potential. Solid-State Electron, 2001, 45: 335
- [10] Watts J, McAndrew C, Enz C, et al. Advanced compact models for MOSFETs. NSTI-Nanotech, 2005
- [11] Sah C T. A history of MOS transistor compact modeling. NSTI-Nanotech, 2005
- [12] PSP model. http://pspmodel.ee.psu.edu
- [13] He J, Song Y, Zhang X, et al. PUNSIM documents-2: the analytic calculation of the surface potential in the PUNSIM model. Beijing: Electron Eng Comput Sci, Peking Univ
- [14] He J, Song Y, Niu X, et al. PUNSIM: an advanced surface potential based MOSFET model. IEEE MIXDES, Poland, 2006
- [15] He J, Zhang X, Wang Y. Comments on modeling MOSFE surface capacitance behavior under non-equilibrium. Solid-State Electron, 2006, 50: 259
- [16] He J, Chan M, Zhang X, et al. A physics-based analytic solution to the MOSFET surface potential from accumulation to stronginversion region. IEEE Trans Electron Devices, 2006, 53(9): 2008
- [17] He J, Zhang X, Zhang G, et al. Benchmark tests on surface potential based charge-sheet models. Solid State Electron, 2006, 50(2): 263
- [18] He J, Song Y, Niu X, et al. Benchmark tests on conventional surface potential based charge-sheet models and the advanced PUNSIM development. NSTI-Nanotech, 2006