Total Ionizing Dose Radiation Effects of RF PDSOI LDMOS Transistors*

Liu Mengxin, Han Zhengsheng[†], Bi Jinshun, Fan Xuemei, Liu Gang, Du Huan, and Song Limei

(Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China)

Abstract: The effects of total ionizing dose radiation on direct current (DC) and small-signal radio frequency (RF) performance of multi-finger RF partial deplete silicon-on-insulator lateral double diffused MOS (PDSOI LDMOS) transistors are investigated. The radiation response of the LDMOS transistors with different device structures is characterized for an equivalent gamma dose up to 1Mrad(Si) at room temperature. The front and back gate threshold voltages, off-state leakage, transconductance, and output characteristics are measured before and after radiation, and the results show a significant degradation of DC performance. Moreover, high frequency measurements for the irradiated transistors indicate remarkable declines of S-parameters, cutoff frequency, and maximum oscillation frequency to 1Mrad(Si) exposure levels. Compared to the transistors with the BTS contact structure, the transistors with the LBBC contact do not show its excellent DC radiation hardness when the transistors operate at alternating current (AC) mode.

Key words: PDSOI; LDMOS; RF; total ionizing dose radiation

EEACC: 1350; 2560P; 2550R

CLC number: TN385 **Document code:** A **Article ID:** 0253-4177(2008)11-2158-06

1 Introduction

In recent years, silicon-on-insulator (SOI) technology has been explored for wireless applications such as personal phones, Bluetooths, wireless local area networks, and next generation protocols. It has several advantages over bulk silicon counterparts for these applications^[1]. Owing to the buried oxide layer, SOI CMOS devices show much less parasitic capacitances and eliminate cross-talk and the latch-up phenomena, and, therefore, they can be applied to high performance radio frequency (RF) IC's[2,3]. Implementation of a lateral double diffused MOS (LD-MOS) on SOI technology may enable power amplifiers to improve gain, efficiency, and bandwidth [4~7]. Moreover, on-chip inductors with a relatively high Q factor and low substrate RF power loss can be easily achieved by SOI technology with a low p-type substrate doping concentration[8] and a thick buried oxide. Furthermore, the SOI technology provides better immunity to single event upset (SEU), single event latchup (SEL), and radiation induced ionization currents[9,10], thus reducing the soft errors in CMOS systems and circuits. However, the existence of buried oxide also makes the total dose effects of SOI devices more complex and difficult to harden, as we should not only take into account the radiation response of either the MOS gate oxide or the isolation oxides as in the bulk Si transistors, but also the response of the parasitic back gate transistor^[11,12]. Furthermore, since the buried oxide layer is also a thermal insulator, the power consumed in the active device region cannot be dissipated easily. Therefore, the total ionizing dose effects and self-heating effects on RF SOI devices performance are of concern^[13~16].

In this work, we perform total ionizing dose radiation tests for multi-finger PDSOI LDMOS transistors that are designed for use in RF power amplifiers and are applied by wireless system-on-a-chip. Several different dimension devices on a thin-film SOI wafer are fabricated by the process that is suitable for integration with SOI CMOS technology. Two different body contacts are implemented and the DC and small-signal RF characteristics before and after the total ionizing dose radiation are investigated. Moreover, the buried oxide contribution to the total dose response of LD-MOS transistors will also be discussed in detail.

2 Experiments

The RF PDSOI LDMOS transistors were fabricated on p-type $\langle 100 \rangle$ separation by implanted oxygen (SIMOX) wafers with a top silicon film thickness of 200nm and a buried oxide layer of 400nm. The fabrication processes were compatible with the conventional SOI CMOS processes, based on the platform of 0.1 μ m CMOS technology developed by Institute of Microelectronics of Chinese Academy of Sciences^[17]. The developed technology integrates both digital logic

^{*} Project Supported by National Nature Science Foundation of China (No. 60576051)

[†] Corresponding author. Email: zshan@ime.ac.cn





Fig. 1 Microphotograph of the RF PDSOI LDMOS transistors

of high performance RF circuits and analog circuits of a wireless system into same die without incurring potential reliability or yield problems with the digital sections. In order to improve RF performance, some process steps were optimized, such as the local-dielectric-thickening technique to influence performance of spiral inductors on lossy Si substrates, ultra thick aluminum etching technique to enhance the quality factor of inductors, E-beam direct-writing technique to get small dimension gate length, and LDMOS salicidation technique to reduce sheet resistance of source, gate, and drain. Furthermore, SiO₂/Si₃N₄ dual sidewall technology was developed to form the lightly doped drift region and act as salicide barrier. Lateral isolation was achieved through the use of local oxidation of silicon (LOCOS). In addition, both body tied to source (BTS) structures and low barrier body contacts (LBBC) structures were adopted to suppress the floating body effect, kink effect, and the action of the parasitic bipolar transistor inherent in PDSOI LD-MOS transistors. The p⁺ contact and n⁺ source were electrically shorted by the source self-aligned salicidation. The microphotograph of different dimension RF PDSOI LDMOS transistors is shown in Fig. 1.

The Co-60 gamma ray irradiation facility at Chemistry College of Beijing Normal University was used for total ionizing dose radiation testing with a dose rate of 203rad(Si) /s. The ambient temperature of the test was 25°C. The LDMOS transistors were not packaged and all the chips were mounted on plastic holders and exposed to gamma ray radiation up to 1Mrad(Si) with terminal floating. On-wafer DC and small-signal alternating current (AC) characterizations of the tested devices were measured immediately after irradiation. I/V curves were tested and smallsignal scattering parameters (S-parameters) were extracted using a Keilthley 4200 semiconductor characterization system and an Agilent 8510C vector network analyzer. As far as we know, a terminal floating condition is the most effective method to obtain precise post-radiation on-wafer measurements of intrinsic







Fig. 2 Drain current as a function of front gate voltage before and after gamma radiation

transistor performance, which involves not only the transistor under testing, but also specially designed "Open-Short" structures for de-embedding of the pad parasitical effects. Since the bias conditions of the devices can have a great effect on the amount of radiation-induced degradation, the test results obtained here may not represent the worst case.

3 Results and discussion

3.1 DC performance

For RF PDSOI n-LDMOS transistors with the dimension of $W/L = 30 \times (20 \mu \text{m}/0.5 \mu \text{m})$, the subthreshold characteristics, i.e., drain current (I_{DS}) as a function of front gate voltage (V_{FG}) at low (V_{DS} = 0.1V) and high ($V_{DS} = 3V$) drain voltages, are shown in Fig. 2 before and after radiation, respectively. The impacts of the two different body contact structures and front gate threshold voltage shifts are also demonstrated in the figure. The off-state leakage current of the BTS LDMOS transistor significantly increases from about 110pA before radiation to about 5.5nA after a total dose of 1Mrad(Si) at a low drain voltage bias. However, the off-state leakage current of LBBC LDMOS transistor only increases from 28 to 370pA. This difference becomes particularly evident when the drain voltage rises. This off-state leakage is attributed to the LOCOS field oxide and buried oxide leakage.







Fig. 3 Drain current as a function of back gate voltage before and after gamma radiation

Since LOCOS field oxide and buried oxide are heattreatment thick oxides, even a relatively small dose of irradiation can induce sufficient charge trapping in oxides to cause an increase in static power supply current of a transistor.

Most radiation-induced oxide traps in LOCOS oxides are predominantly positive. The buildup of these traps in the oxide region can invert the p-type surface to form an n-type conducting path underneath the field oxide. It is especially pronounced at the top corner of the LOCOS trench where the poly silicon gate overlaps. If the accumulative radiation-induced oxide traps are large enough, the parasitic field-oxide transistor, which is parallel to front gate-oxide transistor, will be triggered off and thus the leakage current greatly increases. Moreover, in terms of buried oxide, the radiation response is identical to the LOCOS oxide case. Total ionizing does radiation can also give birth to a back parasitic transistor, which is another key element of off-state leakage. Figure 3 shows the drain current versus back gate voltage ($V_{\rm BG}$) characteristics when the front gate voltage is grounded and the drain voltage is biased at 0. 1V. Figure 4 shows the back gate threshold voltage as a function of annealing time after 1Mrad(Si) irradiation. Due to the adoption of low substrate doping concentration, the back gate performances of LDMOS transistors are exceedingly sensitive to radiation. As seen in Figs. 3 and 4, both BTS and LBBC LDMOS transistors present large neg-






Fig. 4 Back gate threshold voltage as a function of annealing time after gamma radiation

ative back gate threshold voltage ($V_{\rm BTH}$) shifts after 1Mrad(Si) radiation and then slowly increase with the annealing time. This phenomenon can be explained by the buildup mechanisms of the oxide traps and interface traps. When the LDMOS transistors are exposed to high dose rates and short ionizing irradiation times, electron-hole pairs are created uniformly throughout the oxide. Since electrons can rapidly sweep out of silicon dioxide in picoseconds, the holes which escape the initial recombination with electrons will transport through the oxide toward the Si/SiO₂ interface by hopping through localized states in the oxide and then some fractions of these holes will be trapped by the oxygen vacancies close to the interface, forming positive oxide trap charges that cause the initial decrease of the back gate threshold voltage in Fig. 4. After several minutes of annealing, some fraction of positive oxide traps charges can be neutralized by the electrons tunneling from silicon and thermal emission from the oxide valence. Meanwhile, a large buildup of interface traps, which are predominantly negative for the n-channel transistor, cause the positive back gate threshold to increase. However, owing to the adoption of p⁺ implant near the source for the LBBC LDMOS transistor to lower the source/ body barrier and form the p^+ contact, the $V_{\rm BTH}$ of the LBBC LDMOS transistor is nearly three times as much as the $V_{\rm BTH}$ of BTS LDMOS, as shown in Fig. 4.




Fig. 5 Transconductance as a function of front gate voltage before and after radiation

The figure indicates that the back parasitic transistor of the LBBC LDMOS transistor is harder to turn on and thus the LBBC contact structure can do better in total ionizing dose radiation hardness.

For ultra-thin oxide (<10nm), such as our front gate oxide ($t_{ox} = 6$ nm), the radiation-induced oxide trap charge can be neutralized by electrons tunneling from either the gate or the Si/SiO₂ interface. Therefore, the major portion of traps in ultra-thin oxide may function electrically like interface traps, which are composed of true interface traps and border traps. As mentioned above, the radiation-induced interface traps are predominantly negatively charged for n-channel transistors. This results in a positive increase in front gate threshold voltage ($V_{\rm FTH}$), which is also presented in Fig. 2. Furthermore, a large concentration of interface traps in oxide can also reduce carrier mobility. Figure 5 shows transconductance (g_m) versus front gate voltage characteristics at low ($V_{\rm DS}$ = 0.1V) and high ($V_{DS} = 3V$) drain voltages. Figure 6 shows the output characteristics of RF SOI LDMOS transistors before and after radiation. In contrast with LBBC LDMOS transistors, more noticeable degradations of the transconductance in the saturation region and the saturation current (I_{Dsat}) are observed on the BTS LDMOS transistors after irradiation. The saturation current and transconductance can be expressed as Eq. (1) and Eq. (2), respectively [18].




Fig. 6 Output characteristics of RF PDSOI LDMOS before and after gamma radiation

$$I_{\text{Dsat}} = \frac{W}{2ML} \mu_{\text{n}} C_{\text{ox}} (V_{\text{FG}} - V_{\text{FTH}})^2$$
 (1)

$$g_{\rm m} = \frac{\mathrm{d}I_{\rm D}}{\mathrm{d}V_{\rm FG}} \bigg|_{V_{\rm D} > V_{\rm Dsat}} = \frac{W}{ML} \mu_{\rm n} C_{\rm ox} (V_{\rm FG} - V_{\rm FTH})$$
(2)

where M is a function of doping concentration and oxide thickness, which is not sensitive to the radiation. The two equations indicate that when the RF PDSOI LDMOS transistors are exposed to 1Mrad(Si) gamma radiation, the decrease of n-type carrier mobility $(\mu_{\rm n})$ and the increase of $V_{\rm FTH}$, especially $V_{\rm FTH}$, will result in degradations of $I_{\rm Dsat}$ and $g_{\rm m}$. These tend to reduce the current drive of the transistors and may lead to time related failures.

As discussed above, the LBBC contact structure is advantageous in the hardness of total ionizing dose radiation compared with the BTS contact structure when the RF PDSOI LDMOS transistors operate at quasi-stationary mode.

3.2 RF performance

The S-parameters of the devices were measured from 100MHz to 20.1GHz, and the cut-off frequency ($f_{\rm T}$) and the maximum oscillation frequency ($f_{\rm max}$) were calculated by extrapolating at a slope of $-20{\rm dB/decade}$ from small-signal current gain ($h_{\rm 21}$) and maximum available/stable gain ($G_{\rm max}$), respectively. Furthermore, the raw S-parameters were de-





Fig. 7 Small-signal current gain (a) and maximum available/stable gain (b) of RF PDSOI LDMOS before and after gamma radiation

embedded using the corresponding "Open" "Short" structures before and after radiation. Figure 7 summarizes the variations with frequency of the small-signal current gain $H_{\rm 21}$ and power gain $G_{\rm max}$ before and after 1Mrad(Si) radiation, considering the two different body contacts and two different drift region lengths with $W/L = 20\mu \text{m}/0.5\mu \text{m}$ and 30 gate fingers. Several evident degradations in H_{21} and G_{\max} , whether BTS or LBBC, are observed after radiation, indicating that both the small-signal current gain and power gain are relatively vulnerable to total ionizing dose radiation. For a drift region length of 0. 5μ m, the $f_{\rm T}$ and $f_{\rm max}$ of BTS LDMOS transistors are 6.94 and 8. 24GHz at pre-radiation and 4. 21 and 5. 19GHz after 1Mrad(Si), respectively. In addition, for the same drift region length, the $f_{\rm T}$ and $f_{\rm max}$ of LBBC LDMOS transistors are 3.31 and 6.99GHz at pre-radiation, and 2.34 and 5.47GHz after 1Mrad(Si), respectively. These are more distinct in Fig. 8, in which the $f_{\rm T}$ and $f_{\rm max}$ as a function of front gate bias voltage are shown. Moreover, several different dimensions of LD-MOS transistors are taken into account, which embraces the bands between 100MHz and 2.5GHz power RFIC applications. f_T and f_{max} can be given by the following two relations [18]:

$$f_{\rm T} = \frac{g_{\rm m}}{2\pi\sqrt{C_{\rm g}^2 - (g_{\rm m}R_{\rm g,i}C_{\rm gs} - C_{\rm gs})^2}} \approx \frac{g_{\rm m}}{2\pi C_{\rm g}} \bigg|_{C_{\rm g} = C_{\rm gs} + C_{\rm gd}}$$
(3)






Fig. 8 Cutoff frequency (a) and maximum oscillation frequency (b) of RF PDSOI LDMOS before and after gamma radiation

$$f_{\text{max}} = \frac{f_{\text{T}}}{2\sqrt{g_{\text{ds}}(R_{\text{g}} + R_{\text{s}}) + 2\pi f_{\text{T}} R_{\text{g}} C_{\text{gd}}}} \approx \frac{g_{\text{m}}^{2} R_{\text{L}}}{2\pi C_{\text{g}}} \bigg|_{C_{\text{g}} = C_{\text{gs}} + C_{\text{gd}}}$$

As shown in Fig. 8, almost all the LDMOS transistors present a significant degradation in $f_{\rm T}$ and $f_{\rm max}$ after irradiation, which is mainly due to the decrease of $g_{\rm m}$ and $\mu_{\rm n}$ as discussed in section 3.1. On the basis of these data, we conclude that the LBBC body contact structure is not superior to the BTS body contact structure in total ionizing dose radiation when the LDMOS transistors operate at AC mode.

4 Conclusion

In summary, large-periphery multi-finger RF PD-SOI LDMOS transistors suitable for integration with 0.1 μ m SOI CMOS technology have been fabricated and the effects of total ionizing dose radiation on DC and small-signal RF performance were demonstrated. The radiation response of the LDMOS transistors with several different device structures is characterized for an equivalent gamma dose up to 1Mrad(Si) by using the front and back gate threshold voltages, off-state leakage, transconductance, and output characteristics to assess DC performance. The frequency response of these RF LDMOS transistors under total ionizing dose radiation is presented, including small-signal current gain and maximum available/stable

gain. All these LDMOS transistors show obvious degradations in both DC and RF characteristics after radiation. Compared to the devices with the BTS contact structure, the devices with the LBBC contact do not show its excellent DC radiation hardness when the transistors operate at AC mode. The results indicate that this non-hardened RF PDSOI technology exhibits increased sensitivity to ionizing radiation compared to the previous-generation RF CMOS technologies, and thus some optimizations and amelioration for RF PD-SOI devices hardening should be introduced, which will be emphasized in our next work.

Acknowledgement The authors would like to thank Dr. Yang Rong of the Semiconductor Process Technologies Laboratory of the Institute of Microelectronics, Singapore, for his previous work and valuable advice.

References

- [1] Kuo J B, Lin S C. Low-voltage SOI CMOS VLSI devices and circuits. New York: John Wiley & Sons Inc, 2001
- [2] Huang R, Liao H, Zhang G. SOI CMOS technology for RF/ MMIC applications-yes or no. Proceedings of ESSDRERC, 2005: 241
- [3] Li Junfeng, Yang Rong, Zhao Yuyin, et al. 0. 25μm SOI RF nMOSFETs depleted partially. Chinese Journal of Semiconductors, 2004, 25(9):1061
- [4] Tan Y, Kumar M, Cai J, et al. A SOI LDMOS technology compatible with CMOS, BJT, and passive components for fully-integrated RF power amplifiers. IEEE Trans Electron Devices, 2001, 48 (10):2428
- [5] Fiorenza J G, Antoniadis D A, del Alamo J A. RF power LDMOS-FET on SOI. IEEE Electron Device Lett, 2001, 22(3):139

- [6] Shenai K. McShane E. Leong S K. Lateral RF SOI power MOSFETs with $f_{\rm T}$ of 6. 9GHz. IEEE Electron Device Lett, 2000, 21 (10);500
- [7] Yang R, Qian H, Li J, et al. SOI technology for radio-frequency integrated-circuit applications. IEEE Trans Electron Devices, 2006,53(6):1310
- [8] Fiorenza J G, del Alamo J A. RF power performance of an LD-MOSFET on high-resistivity SOI. IEEE Electron Device Lett, 2005,26(1):29
- [9] Ma T P. Dressendorfer P V. Ionizing radiation effects in MOS devices and circuits. New York; Wiley & Sons Inc, 1989
- [10] Chen Panxun. Radiation effects on semiconductor devices and integrated circuits. Beijing: National Defense Industry Press, 2005 (in Chinese) [陈盘训. 半导体器件和集成电路的辐射效应. 北京: 国防工业出版社, 2005]
- [11] Schwank J R. Ferlet-Cavrois V, Shaneyfelt M R, et al. Radiation effects in SOI technologies. IEEE Trans Nucl Sci, 2003, 50(3), 522
- [12] Barnaby H J. Total-ionizing-dose effects in modern CMOS technologies. IEEE Trans Nucl Sci, 2006, 53(6); 3103
- [13] Zhao Kai, Liu Zhongli, Yu Fang, et al. Radiation-hardened 128kb PDSOI CMOS static RAM. Chinese Journal of Semiconductors, 2007, 28(7):1139 (in Chinese) [赵凯,刘忠立,于芳,等. 抗辐射 128kb PDSOI 静态随机存储器. 半导体学报, 2007, 28(7):1139]
- [14] Venkataraman S, Haugerud B M, Zhao E, et al. Impact of proton irradiation on the RF performance of 0. 12µm CMOS technology. 43rd Annual International Reliability Physics Symposium, 2005: 356
- [15] Li Y, Cressler J D, Lu Y, et al. Proton tolerance of multiple-threshold voltage and multiple-breakdown voltage CMOS device design points in a 0.18

 µm system-on-a-chip CMOS technology. IEEE Trans Nucl Sci.2003.50(6):1834
- [16] Chen W, Pouget V, Gentry G K, et al. Radiation hardened by design RF circuits implemented in 0.13μm CMOS technology. IEEE Trans Nucl Sci. 2006, 53(6), 3449
- [17] Xu Qiuxia, Qian He, Yin Huaxiang, et al. High performance 70nm CMOS devices. Chinese Journal of Semiconductors, 2001, 22(2): 134
- [18] Baliga B J. Silicon RF power MOSFETS. Singapore: World Scientific Publishing Co. Pte. Ltd, 2005;33

RF PDSOI LDMOS 器件的电离总剂量辐照效应*

刘梦新 韩郑生" 毕津顺 范雪梅 刘 刚 杜 寰 宋李梅

(中国科学院微电子研究所,北京 100029)

摘要:研制了一种用于射频领域的叉指栅 PDSOI LDMOS 晶体管,并分析了总剂量辐照对其静态和小信号射频特性的影响.其静态工作模式下的辐照响应由前/背栅阈值、泄漏电流、跨导和输出特性表征,而其交流工作模式下的辐照响应由截止频率和最高振荡频率表征.实验表明,在室温环境下经过总剂量为 1Mrad(Si)的 γ射线辐照,不同尺寸和结构的射频 SOI LDMOS 晶体管的各项指标均表现出明显退化,并且仅当器件工作在静态模式时 LBBC LDMOS 才表现出优于 BTS LDMOS 的抗辐照性能.

关键词:部分耗尽 SOI; LDMOS; 射频; 电离总剂量辐照

EEACC: 1350; 2560P; 2550R

中图分类号: TN385 文献标识码: A 文章编号: 0253-4177(2008)11-2158-06

^{*} 国家自然科学基金资助项目(批准号:60576051)

[†] 通信作者.Email:zshan@ime.ac.cn 2008-06-27 收到,2008-07-22 定稿