

Fig. 2. The proposed telescopic amplifier.




Fig. 3. Small signal half-equivalent circuits of the conventional telescopic amplifier.




Fig. 4. Small signal half-equivalent circuits of the proposed telescopic amplifier.

Compared with Fig. 3, there is an additional PMOS transistor contributing to  $G_m$  in Fig. 4. It is easy to derive the DC gain and the unit-gain bandwidth from Fig. 4. The DC gain of the proposed OTA is

$$A_V = (g_{m1} + g_{m10}) \left( (g_{m5} r_{ds5} r_{ds7}) \parallel \left( (g_{m3} r_{ds3} (r_{ds1} \parallel r_{ds10})) \right) \right). \quad (4)$$

The unit-gain bandwidth of the proposed design is

$$\omega_u = (g_{m1} + g_{m10}) / (C_1 + C_L). \quad (5)$$

Comparing Eq. (2) with Eq. (4), we can find that the equivalent small signal resistor  $r_1$  of the PMOS current load in the proposed design is increased due to the current reduction of these transistors. The  $G_m$  of the new design is  $g_{m1} + g_{m10}$ , which is bigger than for the conventional design ( $g_{m1}$ ). So, the DC gain is increased.

From Eqs. (3) and (5), it is easy to find that the unit-gain bandwidth of the proposed design is higher than that of the conventional one. Moreover, the bandwidth and gain enhancement do not need additional power; so the power efficiency of the proposed design is improved greatly.




Fig. 5. Frequency responses of the conventional OTA and proposed design.

In the proposed design, the current flowing in the PMOS current load is smaller than in the conventional design. In a switch capacitor application, the slew rate is important. In Ref. [5], a slew rate enhancement method is proposed for a folded-cascode amplifier, and it can be modified to improve our proposed telescopic OTA. The transistors Ma1–Ma16 in Fig. 2 are used to improve the slew rate of the new design. These transistors consume about  $0.3 \mu\text{A}$  at small signal work conditions. When the amplifier enters into the slew mode, the node voltages A or B will be high enough to make transistors Ma1, Ma2, Ma7, Ma8 conduct current. Then Ma3, Ma4 or Ma9, Ma10 will begin to sink current, and Ma14 or Ma15 will source current at the same time. Additional current is injected into the output node. It improves the slew rate of the proposed design. With the slew rate enhancement circuit, the slew rate of the proposed amplifier is faster than that of the conventional amplifier.

### 3. Simulation results

Both the conventional and the proposed telescopic amplifier are designed and simulated in a  $0.18\text{-}\mu\text{m}$  CMOS process. To compare the power efficiency of the proposed design with the conventional telescopic amplifier, an ideal CMFB architecture is used. The AC frequency responses of the two amplifiers are shown in Fig. 5. It is found that the DC gain of the proposed design is 6 dB higher than that of the conventional telescopic




Fig. 6. Setting behavior of the conventional OTA and the proposed design.

amplifier. The unit-gain bandwidth of the proposed design is 286 MHz, about 49% higher than that of the conventional design of 192 MHz.

A similar capacitor gain stage to that of Ref. [5] is used to test the setting behavior of the conventional telescopic and proposed design. The transient responses of both designed OTAs are shown in Fig. 6.

As can be seen, the slew rate of the proposed telescopic amplifier is higher than that of the conventional design. The performance of both designs is listed in Table 1.

#### 4. Conclusion

A novel telescopic operational amplifier is presented in this paper. The bandwidth is improved by introducing the PMOS differential pair, and the slew rate is enhanced by the auxiliary slew boost circuits. Compared to Refs. [3, 5], the pro-

Table 1. Performance comparison of the conventional OTA and the proposed design.

Parameter	Conventional OTA	Proposed OTA
UGBW (MHz)	192	286
Power ( $\mu$ A)	360	360
Gain (dB)	53	59
PM ( $^{\circ}$ )	87	66
SR ( $V/\mu$ s)	66	87
Supply voltage	1.8	1.8
Technology	0.18 $\mu$ m CMOS	0.18 $\mu$ m CMOS

posed design is a good choice for low power analog circuit designs.

#### References

- [1] Liu M, Huang K, Ou W, et al. A low power 13-bit 16 MSPS CMOS pipeline ADC. *IEEE J Solid-State Circuits*, 2004, 39(5): 834
- [2] Ming B, Kim P, Bowman F W, et al. A 69 mW 10-bit 80 MSample/s pipeline ADC. *IEEE J Solid-State Circuits*, 2003, 38(12): 2031
- [3] Yao Zhijian, Ma Chengyan, Ye Tianchan, et al. Design and analysis of a gain-enhanced fully differential telescopic operational transconductance amplifier. *Journal of Semiconductors*, 2008, 29(2): 269
- [4] Gulati K, Lee H S. A high swing telescopic operational amplifier. *IEEE J Solid-State Circuits*, 1998, 33(12): 2010
- [5] Rezaei M, Zhian-Tabasy E, Ashtiani S J. Slew rate enhancement method for folded-cascode amplifier. *Electron Lett*, 2008, 44(21): 1227