A 2.8 ppm/°C high PSRR BiCMOS bandgap voltage reference

Ming Xin(明鑫)^{1,†}, Lu Yang(卢杨)², Zhang Bo(张波)¹, and Zhou Zekun(周泽坤)¹

(1 State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China,

Chengdu 610054, China)

(2 Electrical and Computer Engineering Department, Polytechnic Institute of New York University, New York 11201, USA)

Abstract: A high-order curvature-compensated and high power-supply rejection ratio (PSRR) BiCMOS bandgap reference is presented. The circuit utilizes positive temperature characteristics of the saturation current I_{SS} and forward current gain β of the bipolar transistors to realize a low temperature coefficient (TC) as well as filter capacitors and level-shift structures to improve the PSRR. Implemented in 0.6 μ m BCD process, the proposed voltage reference consumes a supply current of 28 μ A at 3.6 V. A temperature coefficient of 2.8 ppm/°C, PSRR of more than 80 dB at low frequencies and a line regulation of 50 ppm/V from 3.6 to 5.5 V are easily achieved, which make it widely applicable in portable equipment.

Key words: saturation current; current gain; curvature compensation; level shift; filter capacitors **DOI:** 10.1088/1674-4926/30/9/095014 **EEACC:** 1130B; 1205

1. Introduction

Precision voltage references play an important role in many applications such as data converters and power management. Insensitivity to temperature and power supply noise, as well as being able to operate at low voltage^[1-3] is the key for high performance design. In order to reduce wide variation in temperature range, many high-order temperature compensation techniques have been developed, such as quadratic temperature compensation, exponential temperature compensation, piecewise-linear curvature correction, and temperaturedependent resistor ratio compensation^[4-7]. The basic idea is to implement advanced mathematical functions to counteract the high-order temperature coefficients of the PN junction. However, these methods require precision matching of current mirrors, otherwise they will introduce an error voltage at the reference output. So the precision is controlled by process and layout. Referring to PSRR, the main techniques use cascodes or preregulation of the input voltage^[8], which are tradeoffs with low voltage and low power design.

To consider minimizing the size and power as well as reducing the effects of process and layout, a new low TC and high PSRR bandgap reference is presented in this paper. The proposed circuit amplifies the saturation current I_{SS} to realize temperature compensation and makes use of filter capacitors and level-shift structures to greatly improve PSRR.

The paper starts with a brief analysis of the temperature dependence of the base–emitter voltage and then introduces methods to improve the TC and PSRR. Finally, measurement results as well as performance comparison with a conventional bandgap reference are presented.

2. Temperature dependence of the base-emitter voltage

It is well known that BJTs are commonly used to implement the bandgap voltage reference. The base–emitter voltage can be expressed by^[9]

$$V_{\rm BE} = V_{\rm G}(T_{\rm o}) + \frac{T}{T_{\rm o}} \left[V_{\rm BE}(T_{\rm o}) - V_{\rm G}(T_{\rm o}) \right] - (\eta - m) \frac{kT}{q} \ln \frac{T}{T_{\rm o}},$$
(1)

where $V_{\rm G}$ is the bandgap voltage of silicon extrapolated at 0 K, k is Boltzmann's constant, η is a temperature constant depending on the technology, m is the order of the temperature dependence of the collector current, and $T_{\rm o}$ is the reference temperature.

From Eq. (1), the term $T \ln T$ indicates the nonlinear temperature-dependence factor of V_{BE} . First-order temperature compensation involves cancellation of the *T* term while high-order temperature compensation involves cancellation of high-order *T* terms.

3. Proposed BiCMOS bandgap reference

In order to eliminate effects of the input offset voltage of an op amp on the TC of the reference and meet the goals of low power supply voltage and low power dissipation, it is desirable to use a simple circuit configuration avoiding an operational amplifier.

3.1. Curvature compensation technique

There are some problems with traditional methods. For example, they need complex circuits, have large power consumption, and occupy significant chip area for curvature compensation.

The proposed idea is illustrated Fig. 1, where a compensation current I_{comp} is injected to node A and the reference voltage can be given by

$$V_{\text{REF}} = V_{\text{BE1}} + \frac{2(R_0 + R_1)\ln N}{R_2} V_{\text{T}} + I_{\text{comp}} R_0, \qquad (2)$$

where N is the emitter-area ratio of Q1 and Q2, and V_T is the thermal voltage. The resistor ratio $(R_0 + R_1)/R_2$ is temperature

[†] Corresponding author. Email: mingxin@uestc.edu.cn Received 10 January 2009, revised manuscript received 4 May 2009



Fig. 1. Proposed compensation techniques.

independent because they are implemented by the same material.

The theory of I_{comp} is to amplify the small saturation current I_{SS} of a PN junction, which is formed by the base– collector junction. I_{SS} is related to the device structure by^[10]

$$I_{\rm SS} = \frac{qA\overline{D}_{\rm n}n_{\rm i}^2}{Q_{\rm B}} = Bn_{\rm i}^2\overline{D}_{\rm n} = B'n_{\rm i}^2T\overline{u}_{\rm n},\tag{3}$$

where n_i is the intrinsic minority-carrier concentration, Q_B is the total base doping per unit area, \overline{u}_n is the average electron mobility, and A is the PN junction area. Here, the constants B and B' involve only temperature-independent quantities. \overline{u}_n and \overline{D}_n meet the Einstein relation $u_n = (q/kT)D_n$. The quantities in Eq. (3) that are temperature dependent are given by^[9,11]

$$\overline{u}_{n} = CT^{-n},\tag{4}$$

$$n_{\rm i}^2 = DT^3 \exp\left(-\frac{V_{\rm G0}}{V_{\rm T}}\right),\tag{5}$$

where *n* is dependent on the doping level in the base and V_{G0} is the bandgap voltage of silicon extrapolated to 0 K. Here *C* and *D* are temperature-independent quantities. Combining Eqs. (3), (4) and (5) yields

$$I_{\rm SS}(T) = B'CDT^{4-n} \exp\left(-\frac{V_{\rm G0}}{V_{\rm T}}\right) = ET^{\gamma} \exp\left(-\frac{V_{\rm G0}}{V_{\rm T}}\right), \quad (6)$$

where *E* is another temperature-independent constant and $\gamma = 4 - n$.

The temperature dependence of $\beta(T)$ is an exponential function of temperature, and an inverse exponential function of the emitter doping level. It can be expressed as^[6]

$$\beta(T) = \beta_{\infty} \exp\left(-\frac{\Delta E_{\rm G}}{kT}\right). \tag{7}$$

There is a strong correlation between the distribution of β_{∞} and ΔE_{G} . ΔE_{G} is the bandgap narrowing factor of the emitter, proportional to the emitter doping level. As the device size scales down and the doping level increases, ΔE_{G} tends to increase. Combining Eqs. (6) and (7) yields

$$I_{\rm comp} \approx \beta(T) I_{\rm SS}(T) = E \beta_{\infty} T^{\gamma} \exp\left(-\frac{q V_{\rm G0} + \Delta E_{\rm G}}{kT}\right).$$
(8)

Setting $\lambda = (qV_{G0} + \Delta E_G)/k$ and using $e^x \approx 1 + x + x^2/2 + x^3/3$, I_{comp} can be expressed as



Fig. 2. Enhancement for increasing the PSRR.

$$I_{\rm comp} \approx E\beta_{\infty} \left(T^{\gamma} - \lambda T^{\gamma-1} + \frac{\lambda^2 T^{\gamma-2}}{2} - \frac{\lambda^3 T^{\gamma-3}}{6} \right).$$
(9)

As we see from Eqs. (8) and (9), there are some differences from the traditional methods. First, the proposed method has a somewhat complicated function of temperature since the added exponential term has many higher-order terms in itself. Second, the compensation is affected by both η and ΔE_G whereas the temperature characteristic of the traditional ones is constant over the variation of ΔE_G . Combining Eqs. (2), (8) and (9) yields

$$V_{\text{REF}} = V_{\text{BE1}} + \frac{2(R_0 + R_1)\ln N}{R_2} V_{\text{T}} + E\beta_{\infty}R_0T^{\gamma}\exp\left(-\frac{qV_{\text{G0}} + \Delta E_{\text{G}}}{kT}\right)$$
$$\approx V_{\text{BE1}} + K_1T + K_2\left(T^{\gamma} - \lambda T^{\gamma-1} + \frac{\lambda^2 T^{\gamma-2}}{2} - \frac{\lambda^3 T^{\gamma-3}}{6}\right), (10)$$

where the TC of R_0 has been neglected. Here K_1 and K_2 are constants. From previous studies, the the TC of the reference can be optimized by R_0 , R_1 and A.

Precision voltage references are generally degraded by device mismatches and process variation, so there are two points to consider. The first is current mirror matching. If we use only a pnp current mirror consisting of Q3 and Q4, the systematic gain error ε can be given by

$$\varepsilon \approx \frac{V_{\text{CE4}} - V_{\text{CE3}}}{V_{\text{A}}} + \frac{1 + (I_{\text{S4}}/I_{\text{S3}})}{\beta_{\text{F}}},\tag{11}$$

where V_A is Early voltage. The first term in Eq. (11) stems from finite output resistance and the second term from finite β_F . Therefore a buffer with CC–CC configuration has been used to cancel the effects of base currents and the second input stage has also been chosen as a pnp transistor to ensure $V_{CE3} = V_{CE4}$ as shown in Fig. 1. After optimization, the error is nearly zero.

Another important consideration is temperature trimming which involves two steps: one for linear temperature trimming and the other for high-order temperature trimming. The measurement starts by using parameters obtained from the simulation, then R_1 is trimmed until the TC is a minimum for



Fig. 3. Complete schematic of the proposed bandgap voltage reference.

particular R_0 and A. R_0 is then changed until a lower TC is obtained. The procedure is repeated until the minimum TC is achieved^[12]. In the trimming procedure, two (minimum and maximum) temperature measurements are sufficient for linear trimming, while four temperature measurements evenly distributed in the considered range of temperature are sufficient for nonlinear trimming.

3.2. High PSRR performance

The PSRR of the reference in Fig. 1 is usually about 40 dB because there is no op amp in the feedback loop to contribute a high gain^[13]. The main ideas to improve the PSRR are illustrated in Fig. 2.

(1) Increase the loop gain by means of a buffer. The CC– CC configuration with high current gain and input resistance is inserted between nodes C and D. Assuming $r_{\pi} \ll r_{0}$, after adding the buffer, the loop gain T_{2} in low frequencies can be expressed as

$$\frac{T_2}{T_1} \approx \frac{r_{04}}{r_{\pi 5}},$$
 (12)

where T_1 is the loop gain of Fig. 1. The increasing impedance of node C results in a high loop gain compared to the initial one.

(2) Use capacitors to filter some noise. As we see in Fig. 1, there are mainly two paths where the supply noise can transfer to the output. One is from C_{BE3} and C_{BC1} to the output and the other is from C_{BE5} and C_1 to the output, so the filter capacitors can be added on nodes B and E in Fig. 2.

(3) Increase the effective impedance from sensitive nodes (the reference voltage) to the input supply voltage. For example, we use the cascode structure to isolate the noise of the supply voltage in Fig. 2. The MOS transistors are long-channel and large W/L devices to acquire a small overdrive and large output resistance.

4. Circuit realization

Figure 3 shows the complete circuitry of this BiCMOS bandgap voltage reference. In the design, high-*R* poly-silicon resistors are chosen to conserve area. Q7 and Q14 compose the compensation circuit, where the base and emitter of Q7 are connected together to produce I_{SS} . The bias circuit for M20 adopts self-cascode mirrors to meet the low supply voltage demand^[14].

There are three poles to be considered for stability, because the filter capacitors are in the feedback loop. The dominant pole is $P_{\rm C} \approx 1/g_{\rm m5}(R_3 + R_4)r_{\rm o4}C_1$. The nondominant poles are $P_{\rm B} \approx g_{\rm m3}/C_3$ and $P_{\rm E} \approx g_{\rm m5}/C_2$, contributed by the filter capacitors. Although $P_{\rm B}$ and $P_{\rm E}$ restrict the bandwidth of the loop, this has a small effect on the reference because it usually works at low frequency.

5. Experimental results and discussion

The proposed circuit shown in Fig. 3 has been implemented in 0.6 μ m BCD technology. The threshold voltage is about $V_{\text{thn}} \approx |V_{\text{thp}}| \approx 0.85$ V. The layout is shown in Fig. 4 where the active area of the circuit is $200 \times 234 \,\mu\text{m}^2$. The simulation results are tabulated and compared to other references reported in Table 1.

The circuit is simulated in the temperature range -25 to 125 °C using a supply voltage of 3.6 V and different emitter areas of Q7 as shown in Fig. 5. When the temperature is higher than 100 °C, the compensation current I_{Q14} increases along with the increasing emitter area. The optimized value is three times larger than the smallest size. The temperature coefficient of 2.5 ppm/°C is easily obtained, which has some superiority compared to traditional ones.

The PSRR of the reference is shown in Fig. 6. The mea-

| Tuble 1. building of the performance of the proposed totale reference. | | | | | |
|--|--|----------------------------|--------------------|-------------------------|---------------------|
| Parameter | Proposed | Rincon-Mora ^[2] | Lee ^[3] | Leung ^[4] | Song ^[1] |
| Technology | UMC 0.6-µm BCD | BiCMOS | BiCMOS | CMOS | CMOS |
| Threshold voltage (V) | $V_{\rm thn} \approx V_{\rm thp} \approx 0.85$ | $V_{\rm t} \approx 0.9$ | — | $V_{\rm t} \approx 0.9$ | — |
| Supply voltage (V) | 3.6 4 5.5 | 1.1 (min) | 5 | 2 (min) | ± 5 |
| Supply current (μA) | 30 (max) | 15 (min) | 74 | 23 (max) | 1200 |
| Reference voltage (mV) | 1255 ± 0.25 | 595 | 1264 | 1142 | 1192 |
| Tempco (ppm/°C) | 2.56 2.55 2.67 | 6.5 | 8.9 | 5.3 | 25.6 |
| Line regulation | 50 ppm /V | 120 ppm/V | — | ± 1.43 mV/V | — |
| PSRR (dB) @ 27 °C | –85 @10 Hz, –81 @1 kHz, –46 @100 kHz | _ | 73 | –20 @1 kHz | 50 |

Table 1 Summary of the performance of the proposed voltage reference



Fig. 4. Layout of the proposed bandgap voltage reference.



Fig. 5. Simulated TC of the proposed reference.



Fig. 6. Simulated PSRR of the proposed reference.

surement conditions are with a 3.6 V supply voltage and at room temperature. A larger than 80 dB PSRR has been achieved up to 1 kHz; when the frequency is at 100 kHz, and the PSRR is still larger than 45 dB. This will ensure a stable



Fig. 8. Measured temperature dependence.

reference system against power supply ripple.

The measured supply current under different supply voltages and temperatures is shown in Fig. 7. The supply current under room temperature is nearly $28 \,\mu$ A. Greater reduction can be achieved by increasing the total resistance, but the tradeoffs are larger chip area and more coupling noise from the resistors.

Figure 8 shows the measured temperature dependence with supply voltages of 2.4, 3.6, and 5.5 V are 3.1, 2.8, and 2.6 ppm/°C, respectively. The measured mean value of the reference voltage is 1.2328 V, which is close to the simulated result of 1.255 V. The difference is mainly due to the bipolar transistor model provided by the foundry. It should be noted that there is only a small change on the temperature coefficients for the change of supply voltage from 2.4 to 5.5 V. This is due to the well-matched current branches and advanced compensation technology.

The measured supply dependence at 0, 27, and 100 °C is shown in Fig. 9. The line regulation is less than 0.3 mV/V in the range 0–100 °C. Further improvement can be realized by substituting the current mirror with degeneration for Q3 and Q4; however, this is a tradeoff for low supply voltage.



Fig. 9. Measured supply voltage dependence.

6. Conclusion

A 28 μ A 2.8 ppm/°C voltage reference with high PSRR has been proposed. The compensation circuit is composed of only two npn transistors, the quiescent current of which is nearly zero at room temperature. This meets the requirement of minimizing the circuit area and power. At the same time, the technologies to improve PSRR and loop stability analysis have also been described. The proposed model is a good choice for small-area, low-power, high-precision and on-chip BiCMOS bandgap references.

References

- Becker-Gomez A, Viswanathan T L, Viswanathan T R. A lowsupply-voltage CMOS sub-bandgap reference. IEEE Trans Circuits Syst, 2008, 55: 609
- [2] Sanborn K, Ma D, Ivanov V. A sub-1-V low-noise bandgap

voltage reference. IEEE J Solid-State Circuits, 2007, 42: 2466

- [3] De Vita G, Iannaccone G. A sub-1-V, 10 ppm/°C, nanopower voltage reference generator. IEEE J Solid-State Circuits, 2007, 42: 1536
- [4] Song B S, Gray P R. A precision curvature-compensated CMOS bandgap reference. IEEE J Solid-State Circuits, 1983, SC-18: 634
- [5] Rincon-Mora G A, Allen P E. A 1.1-V current-mode and piecewise-linear curvature-corrected bandgap reference. IEEE J Solid-State Circuits, 1998, 33: 1551
- [6] Lee I, Kim G, Kim W. Exponential curvature-compensated BiCMOS bandgap references. IEEE J Solid-State Circuits, 1994, 29: 1396
- [7] Leung K N, Mok P K T, Leung C Y. A 2-V 23-μA 5.3-ppm/°C curvature-compensated CMOS bandgap reference. IEEE J Solid-State Circuits, 2003, 38: 561
- [8] Rincon-Mora G A. Voltage references—from diodes to precision high-order bandgap circuits. New York: Wiley, 2002: 99
- [9] Tsividis Y P. Accurate analysis of temperature effects in $I_{\rm C}-V_{\rm BE}$ characteristics with application to bandgap reference sources. IEEE J Solid-State Circuits, 1980, 15: 1076
- [10] Gray P, Hurst P J, Lewis S H, et al. Analysis and design of analog integrated circuits. 4th ed. New York: Wiley, 2001: 317
- [11] Widlar R J. New developments in IC voltage regulators. IEEE J Solid-State Circuits, 1971, 6: 2
- [12] Hastings A. The art of analog layout. Englewood Cliffs, NJ: Prentice-Hall, 2001: 185
- [13] Brokaw A P. A simple three-terminal IC bandgap reference. IEEE J Solid-State Circuits, 1974, 9: 388
- [14] Galup-Montoro C, Schneider M C. Series-parallel association of FET's for high gain and high frequency applications. IEEE J Solid-State Circuits, 1994, 29: 1094