

## A 2.8 ppm/°C high PSRR BiCMOS bandgap voltage reference

Ming Xin(明鑫)<sup>1,†</sup>, Lu Yang(卢杨)<sup>2</sup>, Zhang Bo(张波)<sup>1</sup>, and Zhou Zekun(周泽坤)<sup>1</sup>

(1 State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China)

(2 Electrical and Computer Engineering Department, Polytechnic Institute of New York University, New York 11201, USA)

**Abstract:** A high-order curvature-compensated and high power-supply rejection ratio (PSRR) BiCMOS bandgap reference is presented. The circuit utilizes positive temperature characteristics of the saturation current  $I_{SS}$  and forward current gain  $\beta$  of the bipolar transistors to realize a low temperature coefficient (TC) as well as filter capacitors and level-shift structures to improve the PSRR. Implemented in 0.6  $\mu\text{m}$  BCD process, the proposed voltage reference consumes a supply current of 28  $\mu\text{A}$  at 3.6 V. A temperature coefficient of 2.8 ppm/°C, PSRR of more than 80 dB at low frequencies and a line regulation of 50 ppm/V from 3.6 to 5.5 V are easily achieved, which make it widely applicable in portable equipment.

**Key words:** saturation current; current gain; curvature compensation; level shift; filter capacitors

**DOI:** 10.1088/1674-4926/30/9/095014

**EEACC:** 1130B; 1205

### 1. Introduction

Precision voltage references play an important role in many applications such as data converters and power management. Insensitivity to temperature and power supply noise, as well as being able to operate at low voltage<sup>[1–3]</sup> is the key for high performance design. In order to reduce wide variation in temperature range, many high-order temperature compensation techniques have been developed, such as quadratic temperature compensation, exponential temperature compensation, piecewise-linear curvature correction, and temperature-dependent resistor ratio compensation<sup>[4–7]</sup>. The basic idea is to implement advanced mathematical functions to counteract the high-order temperature coefficients of the PN junction. However, these methods require precision matching of current mirrors, otherwise they will introduce an error voltage at the reference output. So the precision is controlled by process and layout. Referring to PSRR, the main techniques use cascodes or preregulation of the input voltage<sup>[8]</sup>, which are tradeoffs with low voltage and low power design.

To consider minimizing the size and power as well as reducing the effects of process and layout, a new low TC and high PSRR bandgap reference is presented in this paper. The proposed circuit amplifies the saturation current  $I_{SS}$  to realize temperature compensation and makes use of filter capacitors and level-shift structures to greatly improve PSRR.

The paper starts with a brief analysis of the temperature dependence of the base-emitter voltage and then introduces methods to improve the TC and PSRR. Finally, measurement results as well as performance comparison with a conventional bandgap reference are presented.

### 2. Temperature dependence of the base-emitter voltage

It is well known that BJTs are commonly used to implement the bandgap voltage reference. The base-emitter voltage

can be expressed by<sup>[9]</sup>

$$V_{BE} = V_G(T_0) + \frac{T}{T_0} [V_{BE}(T_0) - V_G(T_0)] - (\eta - m) \frac{kT}{q} \ln \frac{T}{T_0}, \quad (1)$$

where  $V_G$  is the bandgap voltage of silicon extrapolated at 0 K,  $k$  is Boltzmann's constant,  $\eta$  is a temperature constant depending on the technology,  $m$  is the order of the temperature dependence of the collector current, and  $T_0$  is the reference temperature.

From Eq. (1), the term  $T \ln T$  indicates the nonlinear temperature-dependence factor of  $V_{BE}$ . First-order temperature compensation involves cancellation of the  $T$  term while high-order temperature compensation involves cancellation of high-order  $T$  terms.

### 3. Proposed BiCMOS bandgap reference

In order to eliminate effects of the input offset voltage of an op amp on the TC of the reference and meet the goals of low power supply voltage and low power dissipation, it is desirable to use a simple circuit configuration avoiding an operational amplifier.

#### 3.1. Curvature compensation technique

There are some problems with traditional methods. For example, they need complex circuits, have large power consumption, and occupy significant chip area for curvature compensation.

The proposed idea is illustrated Fig. 1, where a compensation current  $I_{\text{comp}}$  is injected to node A and the reference voltage can be given by

$$V_{\text{REF}} = V_{BE1} + \frac{2(R_0 + R_1) \ln N}{R_2} V_T + I_{\text{comp}} R_0, \quad (2)$$

where  $N$  is the emitter-area ratio of Q1 and Q2, and  $V_T$  is the thermal voltage. The resistor ratio  $(R_0 + R_1)/R_2$  is temperature

† Corresponding author. Email: mingxin@uestc.edu.cn

Received 10 January 2009, revised manuscript received 4 May 2009






Fig. 3. Complete schematic of the proposed bandgap voltage reference.

particular  $R_0$  and  $A$ .  $R_0$  is then changed until a lower TC is obtained. The procedure is repeated until the minimum TC is achieved<sup>[12]</sup>. In the trimming procedure, two (minimum and maximum) temperature measurements are sufficient for linear trimming, while four temperature measurements evenly distributed in the considered range of temperature are sufficient for nonlinear trimming.

### 3.2. High PSRR performance

The PSRR of the reference in Fig. 1 is usually about 40 dB because there is no op amp in the feedback loop to contribute a high gain<sup>[13]</sup>. The main ideas to improve the PSRR are illustrated in Fig. 2.

(1) Increase the loop gain by means of a buffer. The CC–CC configuration with high current gain and input resistance is inserted between nodes C and D. Assuming  $r_\pi \ll r_o$ , after adding the buffer, the loop gain  $T_2$  in low frequencies can be expressed as

$$\frac{T_2}{T_1} \approx \frac{r_{o4}}{r_{\pi 5}}, \quad (12)$$

where  $T_1$  is the loop gain of Fig. 1. The increasing impedance of node C results in a high loop gain compared to the initial one.

(2) Use capacitors to filter some noise. As we see in Fig. 1, there are mainly two paths where the supply noise can transfer to the output. One is from  $C_{BE3}$  and  $C_{BC1}$  to the output and the other is from  $C_{BE5}$  and  $C_1$  to the output, so the filter capacitors can be added on nodes B and E in Fig. 2.

(3) Increase the effective impedance from sensitive nodes (the reference voltage) to the input supply voltage. For example, we use the cascode structure to isolate the noise of the supply voltage in Fig. 2. The MOS transistors are long-channel and large  $W/L$  devices to acquire a small overdrive and large output resistance.

## 4. Circuit realization

Figure 3 shows the complete circuitry of this BiCMOS bandgap voltage reference. In the design, high- $R$  poly-silicon resistors are chosen to conserve area.  $Q_7$  and  $Q_{14}$  compose the compensation circuit, where the base and emitter of  $Q_7$  are connected together to produce  $I_{SS}$ . The bias circuit for  $M_{20}$  adopts self-cascode mirrors to meet the low supply voltage demand<sup>[14]</sup>.

There are three poles to be considered for stability, because the filter capacitors are in the feedback loop. The dominant pole is  $P_C \approx 1/g_{m5}(R_3 + R_4)r_{o4}C_1$ . The nondominant poles are  $P_B \approx g_{m3}/C_3$  and  $P_E \approx g_{m5}/C_2$ , contributed by the filter capacitors. Although  $P_B$  and  $P_E$  restrict the bandwidth of the loop, this has a small effect on the reference because it usually works at low frequency.

## 5. Experimental results and discussion

The proposed circuit shown in Fig. 3 has been implemented in 0.6  $\mu\text{m}$  BCD technology. The threshold voltage is about  $V_{\text{thn}} \approx |V_{\text{thp}}| \approx 0.85$  V. The layout is shown in Fig. 4 where the active area of the circuit is  $200 \times 234 \mu\text{m}^2$ . The simulation results are tabulated and compared to other references reported in Table 1.

The circuit is simulated in the temperature range  $-25$  to  $125$   $^\circ\text{C}$  using a supply voltage of 3.6 V and different emitter areas of  $Q_7$  as shown in Fig. 5. When the temperature is higher than  $100$   $^\circ\text{C}$ , the compensation current  $I_{Q_{14}}$  increases along with the increasing emitter area. The optimized value is three times larger than the smallest size. The temperature coefficient of 2.5 ppm/ $^\circ\text{C}$  is easily obtained, which has some superiority compared to traditional ones.

The PSRR of the reference is shown in Fig. 6. The mea-

Table 1. Summary of the performance of the proposed voltage reference.

Parameter	Proposed	Rincon-Mora <sup>[2]</sup>	Lee <sup>[3]</sup>	Leung <sup>[4]</sup>	Song <sup>[1]</sup>
Technology	UMC 0.6- $\mu\text{m}$ BCD	BiCMOS	BiCMOS	CMOS	CMOS
Threshold voltage (V)	$V_{\text{thn}} \approx  V_{\text{thp}}  \approx 0.85$	$V_t \approx 0.9$	—	$V_t \approx 0.9$	—
Supply voltage (V)	3.6 4 5.5	1.1 (min)	5	2 (min)	$\pm 5$
Supply current ( $\mu\text{A}$ )	30 (max)	15 (min)	74	23 (max)	1200
Reference voltage (mV)	$1255 \pm 0.25$	595	1264	1142	1192
Tempco (ppm/ $^{\circ}\text{C}$ )	2.56 2.55 2.67	6.5	8.9	5.3	25.6
Line regulation	50 ppm/V	120 ppm/V	—	$\pm 1.43$ mV/V	—
PSRR (dB) @ 27 $^{\circ}\text{C}$	-85 @ 10 Hz, -81 @ 1 kHz, -46 @ 100 kHz	—	73	-20 @ 1 kHz	50




Fig. 4. Layout of the proposed bandgap voltage reference.




Fig. 5. Simulated TC of the proposed reference.




Fig. 6. Simulated PSRR of the proposed reference.

measurement conditions are with a 3.6 V supply voltage and at room temperature. A larger than 80 dB PSRR has been achieved up to 1 kHz; when the frequency is at 100 kHz, and the PSRR is still larger than 45 dB. This will ensure a stable




Fig. 7. Measured quiescent power.




Fig. 8. Measured temperature dependence.

reference system against power supply ripple.

The measured supply current under different supply voltages and temperatures is shown in Fig. 7. The supply current under room temperature is nearly 28  $\mu\text{A}$ . Greater reduction can be achieved by increasing the total resistance, but the tradeoffs are larger chip area and more coupling noise from the resistors.

Figure 8 shows the measured temperature dependence with supply voltages of 2.4, 3.6, and 5.5 V are 3.1, 2.8, and 2.6 ppm/ $^{\circ}\text{C}$ , respectively. The measured mean value of the reference voltage is 1.2328 V, which is close to the simulated result of 1.255 V. The difference is mainly due to the bipolar transistor model provided by the foundry. It should be noted that there is only a small change on the temperature coefficients for the change of supply voltage from 2.4 to 5.5 V. This is due to the well-matched current branches and advanced compensation technology.

The measured supply dependence at 0, 27, and 100  $^{\circ}\text{C}$  is shown in Fig. 9. The line regulation is less than 0.3 mV/V in the range 0–100  $^{\circ}\text{C}$ . Further improvement can be realized by substituting the current mirror with degeneration for Q3 and Q4; however, this is a tradeoff for low supply voltage.




Fig. 9. Measured supply voltage dependence.

## 6. Conclusion

A  $28\ \mu\text{A}$   $2.8\ \text{ppm}/^\circ\text{C}$  voltage reference with high PSRR has been proposed. The compensation circuit is composed of only two npn transistors, the quiescent current of which is nearly zero at room temperature. This meets the requirement of minimizing the circuit area and power. At the same time, the technologies to improve PSRR and loop stability analysis have also been described. The proposed model is a good choice for small-area, low-power, high-precision and on-chip BiCMOS bandgap references.

## References

- [1] Becker-Gomez A, Viswanathan T L, Viswanathan T R. A low-supply-voltage CMOS sub-bandgap reference. *IEEE Trans Circuits Syst*, 2008, 55: 609
- [2] Sanborn K, Ma D, Ivanov V. A sub-1-V low-noise bandgap voltage reference. *IEEE J Solid-State Circuits*, 2007, 42: 2466
- [3] De Vita G, Iannaccone G. A sub-1-V,  $10\ \text{ppm}/^\circ\text{C}$ , nanopower voltage reference generator. *IEEE J Solid-State Circuits*, 2007, 42: 1536
- [4] Song B S, Gray P R. A precision curvature-compensated CMOS bandgap reference. *IEEE J Solid-State Circuits*, 1983, SC-18: 634
- [5] Rincon-Mora G A, Allen P E. A 1.1-V current-mode and piecewise-linear curvature-corrected bandgap reference. *IEEE J Solid-State Circuits*, 1998, 33: 1551
- [6] Lee I, Kim G, Kim W. Exponential curvature-compensated BiCMOS bandgap references. *IEEE J Solid-State Circuits*, 1994, 29: 1396
- [7] Leung K N, Mok P K T, Leung C Y. A 2-V  $23\text{-}\mu\text{A}$   $5.3\text{-ppm}/^\circ\text{C}$  curvature-compensated CMOS bandgap reference. *IEEE J Solid-State Circuits*, 2003, 38: 561
- [8] Rincon-Mora G A. *Voltage references—from diodes to precision high-order bandgap circuits*. New York: Wiley, 2002: 99
- [9] Tsvividis Y P. Accurate analysis of temperature effects in  $I_C\text{-}V_{BE}$  characteristics with application to bandgap reference sources. *IEEE J Solid-State Circuits*, 1980, 15: 1076
- [10] Gray P, Hurst P J, Lewis S H, et al. *Analysis and design of analog integrated circuits*. 4th ed. New York: Wiley, 2001: 317
- [11] Widlar R J. New developments in IC voltage regulators. *IEEE J Solid-State Circuits*, 1971, 6: 2
- [12] Hastings A. *The art of analog layout*. Englewood Cliffs, NJ: Prentice-Hall, 2001: 185
- [13] Brokaw A P. A simple three-terminal IC bandgap reference. *IEEE J Solid-State Circuits*, 1974, 9: 388
- [14] Galup-Montoro C, Schneider M C. Series-parallel association of FET's for high gain and high frequency applications. *IEEE J Solid-State Circuits*, 1994, 29: 1094