# Modeling of self-heating effects in polycrystalline silicon thin film transistors

Deng Wanling(邓婉玲)<sup>1,†</sup> and Zheng Xueren(郑学仁)<sup>2</sup>

(1 Department of Electronic Engineering, College of Information Science and Technology, Jinan University, Guangzhou 510630, China)

(2 Institute of Microelectronics, South China University of Technology, Guangzhou 510640, China)

**Abstract:** An analytical DC model accounting for the self-heating effect of polycrystalline silicon thin-film transistors (poly-Si TFTs) is presented. In deriving the model for the self-heating effect, the temperature dependence of the effective mobility is studied in detail. Based on the mobility model and a first order approximation, a closed-form analytical drain current model considering the self-heating effect is derived. Compared with the available experimental data, the proposed model, which includes the self-heating and kink effects, provides an accurate description of the output characteristics over the linear, the saturation, and the kink regimes.

**Key words:** polycrystalline silicon thin film transistors; self-heating; surface potential **DOI:** 10.1088/1674-4926/30/7/074002 **EEACC:** 2560B **PACC:** 7340N

# 1. Introduction

Polycrystalline silicon thin-film transistors (poly-Si TFTs) are getting more attractive for active matrix liquid crystal display (AMLCD)<sup>[1]</sup> and active matrix organic light emitting diode (AMOLED)<sup>[2]</sup>. Although there are similarities between poly-Si TFTs and their crystalline silicon counterparts, the polysilicon grain boundary traps and intra-grain defects introduce many significant differences, including a self-heating effect. As a result, it is important to accurately model their complicated characteristics to determine their precise circuit behavior.

Since poly-Si TFTs are fabricated on glass substrates with a small thermal conductivity, the power dissipation in the devices is increased, and therefore, the self-heating effect becomes serious and affects the TFT characteristics. As the device temperature rises by self-heating, the effective mobility at lower gate voltages initially increases while at higher gate voltage it decreases. Therefore, like SOI devices, high performance poly-Si TFTs exhibit a negative output conductance in the saturation current when operated at high gates and drain  $biases^{[3,4]}$ . However at a low gate bias, the drain current monotonously increases as the temperature is increased<sup>[4,5]</sup>. Self-heating related reliability has also been investigated elsewhere<sup>[6,7]</sup>. However, the analysis of the correlation between reliability and self-heating is beyond the scope of the present work, as we focus on the electrical characteristics affected by self-heating.

In this paper, we study the effect of self-heating on the electrical characteristics. For the self-heating effect, an analytical model is established and applied to the fundamental relationship between the output current under the condition of self-heating and the operation bias. Accounting for the selfheating effect, a physical drain current model is developed and compared with the experimental data.

### 2. Basic drain current model

Because there is a mixture of grains and amorphous-like structures in polysilicon films and a large number of defects exist within the films, the basic assumption that we made is that a continuous density of states (DOS) with exponential tails at the grain boundaries is uniformly distributed throughout the film. This assumption is valid for small grains TFTs<sup>[1,8]</sup>. Also we assume there is an n-type poly-Si TFT.

A single exponential DOS distribution in the upper half of the gap is used. Therefore, the density of ionized acceptorlike traps is given by<sup>[1]</sup>

$$N_{\rm TA}^{-} = g_{\rm c1} \frac{\pi kT}{\sin(\pi kT/E_1)} \exp\left(\frac{E_{\rm F0} + q\psi - q\phi_{\rm n} - E_{\rm C}}{E_1}\right), \quad (1)$$

where  $g_{c1}$  is the states density,  $E_1$  is the inverse slope of states, and  $E_C$  is the energy at the bottom of the conduction band.

Using the gradual channel approximation and an onedimensional Poisson equation, the drain current expression  $I_{D0}$ without considering the self-heating effect is obtained as

$$I_{\rm D0} = \left\{ 1 / \left[ (1/I_{\rm sub})^m + (1/I_{\rm inv})^m \right] \right\}^{1/m}.$$
 (2)

Here,  $I_{sub}$  is the subthreshold current, which was derived in our previous work<sup>[1]</sup>, *m* determines how sharply  $I_{D0}$  changes from subthreshold to strong inversion, and  $I_{inv}$  is the drain current for the strong inversion region, which is modeled by

$$I_{\rm inv} = (M+1)I_{\rm inv0},$$
 (3)

© 2009 Chinese Institute of Electronics

<sup>†</sup> Corresponding author. Email: dwanl@126.com Received 16 January 2009, revised manuscript received 20 February 2009



Fig. 1. Schematic diagram of the channel of a poly-Si TFT showing the electrons passing through the grains and across the grain boundaries.

$$I_{\rm inv0} = \frac{W}{L} \mu_{\rm eff} \left\{ g(\psi_{\rm sL}) - g(\psi_{\rm ss}) - \phi_{\rm t} \left[ Q_{\rm i}(\psi_{\rm sL}) - Q_{\rm i}(\psi_{\rm ss}) \right] \right\}, \quad (4)$$

$$g(\psi_{\rm s}) = \frac{-qb_2}{(b_1)^{2-\frac{2\phi_{\rm t}}{\phi_{\rm eff}(\psi_{\rm s})}}} \frac{\phi_{\rm eff}(\psi_{\rm s})}{3\phi_{\rm eff}(\psi_{\rm s}) - 2\phi_{\rm t}} \Big[ (V_{\rm G} - V_{\rm fb} - \psi_{\rm s})^{3-\frac{2\phi_{\rm t}}{\phi_{\rm eff}(\psi_{\rm s})}} \Big],$$
(5)

$$Q_{\rm i}(\psi_{\rm s}) = q b_1 \left( \frac{V_{\rm G} - V_{\rm fb} - \psi_{\rm s}}{b_2} \right)^{2 - \frac{2\phi_{\rm t}}{\phi_{\rm eff}(\psi_{\rm s})}}, \tag{6}$$

$$b_2 = \frac{\sqrt{2q\varepsilon_{\rm si}n_{\rm i}\phi_{\rm t}}}{C_{\rm OX}} \exp\left(\frac{E_{\rm F0}/q}{2\phi_{\rm t}}\right),\tag{7}$$

$$M = A_{i} \left[ V_{\rm DS} - (\psi_{\rm sL} - \psi_{\rm ss}) \right] \exp\left[ \frac{-B_{\rm i}}{V_{\rm DS} - (\psi_{\rm sL} - \psi_{\rm ss})} \right], \quad (8)$$

where *M* is the modeled multiplication factor, and  $\psi_{sL}$  and  $\psi_{ss}$  are the surface potentials at the drain and source, respectively. The deduction of  $I_{inv}$  is similar to that of  $I_{sub}$ . An evaluation of the parameters in Eqs. (1)–(8) can be determined by referring to our previous work<sup>[1]</sup>.

## 3. Modeling of the self-heating effect

In poly-Si TFTs, the substrate, typically a glass, has a very poor thermal conductivity. This results in a higher temperature in the channel and a significant self-heating effect. Some researchers have discussed the relationship between the effective mobility and the temperature<sup>[9]</sup>. It has been reported that the value of the mobility is strongly affected by the temperature.

Figure 1 shows the electron movement of a n-channel poly-Si TFT during the electrical conduction in the presence of grain boundaries. For simplicity, we assume that the polysilicon is composed of a linear chain of crystallites called grains and the associated grain boundaries (GB). The grain boundary region has a very high defect density and results in a potential barrier ( $\phi_b$ ) formation<sup>[10]</sup>. Applying Mathiessen's rule, the effective mobility  $\mu_{eff}$  model can be written as

$$\frac{1}{\mu_{\rm eff}} = \frac{1}{\mu_{\rm GB}} + \frac{1}{\mu_{\rm G}},$$
 (9)

where  $\mu_{GB}$  is the carrier mobility across the grain boundary and  $\mu_{G}$  is the mobility for a carrier passing through the interior region of the grain.

At a low or moderate gate bias ( $V_{\rm G} < V^*$ ), the potential barrier height at the GB is high, which causes the mobility to be small. Therefore, at low or moderate gate voltages,  $\mu_{\rm GB}$  is the dominant term of  $\mu_{\rm eff}$ , and we get

$$\mu_{\rm eff} \approx \mu_{\rm GB}.$$
 (10)

At the GB, the carriers have to hop over the barriers. As the temperature rises, the barrier height is lowered, and therefore, the mobility of polysilicon increases<sup>[5,11]</sup>. Seto's<sup>[10]</sup> experimental data shows that for doping concentration less than  $1 \times 10^{19}$  cm<sup>-3</sup>, the mobility decreases exponentially with 1/kT. Analogous results were also obtained by Voutsas<sup>[9]</sup>. Thus, the temperature dependence of the mobility can be modeled as

$$\mu_{\rm GB} = \mu_{\rm GB0} \exp\left[-\frac{\chi}{k} \left(\frac{1}{T} - \frac{1}{T_0}\right)\right],\tag{11}$$

where *T* is the temperature increment induced by self-heating,  $T_0$  is the ambient (room) temperature,  $\mu_{GB0}$  is the room temperature values of  $\mu_{GB}$ , and  $\chi$  is a characteristic energy. Moreover,  $\mu_{GB0}$  has a physical form of

$$\mu_{\rm GB0} = \mu_0 \exp\left(-\frac{\phi_{\rm b}}{kT_0/q}\right),\tag{12}$$

$$\phi_{\rm b} = \left[ (V_{\rm G} - V_{\rm i})^2 + V_{\rm Q}^2 \right]^{\frac{1}{2}} - (V_{\rm G} - V_{\rm i}), \qquad (13)$$

where  $\mu_0$ ,  $V_Q$ , and  $V_i$  are treated in this paper as mobility fitting parameters.

Using Taylor's approximation formula, the exponential term of Eq. (11) becomes

$$\exp\left[-\frac{\chi}{k}\left(\frac{1}{T}-\frac{1}{T_0}\right)\right] \approx 1 - T_{\rm GB}\left(\frac{1}{T}-\frac{1}{T_0}\right).$$
(14)

The approximation of Eq. (14) is valid because the value inside the square brackets is smaller than one. Here,  $T_{\text{GB}} = \chi/k$ .

The temperature increase induced by self-heating in the device can be expressed as

$$T - T_0 = I_{\rm D} V_{\rm DS} R_{\rm th},\tag{15}$$

where  $I_D$  is the drain current, and  $R_{th}$  is the thermal resistance of the device.  $R_{th}$  is strongly dependent on the substrate materials and the TFT structure<sup>[5, 11]</sup>. It is obvious that the glass substrate is very important for the self-heating<sup>[12]</sup>. Since it acts as a thermal insulator and, therefore, contributes significantly to the heating of the poly-Si film. The value of  $R_{th}$  can be approximately calculated as<sup>[12]</sup>

$$R_{\rm th} = (\pi k_{\rm glass})^{-1} \ln[16d_{\rm glass}/(\pi L)],$$
(16)

where  $k_{\text{glass}}$  and  $d_{\text{glass}}$  are the thermal conductivity and the thickness of the substrate (glass), respectively.

Substituting the temperature dependence of the mobility into the basic I-V model Eq. (2) and using Eq. (15), the

Table 1. Parameters for simulation <sup>*</sup> .	
Symbol (units)	TFTs in Fig. 2
<i>W</i> (μm)	10
<i>L</i> (μm)	10
$t_{\rm f}$ ( $\mu$ m)	0.2
$R_{\rm th}$ (K/W)	$1 \times 10^{4}$
$C_{\rm OX}$ (F/cm <sup>2</sup> )	$2.93 \times 10^{-7}$
$g_{c1} (cm^{-3}eV^{-1})$	$1 \times 10^{20}$
$E_1$ (eV)	0.12
$E_{\rm F0}~({\rm eV})$	0.01
$V_{\rm fb}$ (V)	-2.5
$T_{\rm GB}$ (K)	280
$\beta_1 (\mathrm{K}^{-1})$	$4.3 \times 10^{-3}$
$\mu_0 (\text{cm}^2/(\text{V}\cdot\text{s}))$	350
$\theta_1 (\mathrm{V}^{-1/3})$	0.1
$\theta_2 (\mathrm{V}^{-2})$	$1 \times 10^{-4}$
$V_{\rm Q}$ (V)	0.05
$V_{\rm i}$ (V)	-0.8
$A_{\rm i}~({ m V}^{-1})$	0.4
$B_{\rm i}$ (V)	10
m	4

\* The value of the poly-Si thin film thickness  $t_{\rm f}$  of Fig. 2 was not stated in Ref. [4], so we present a typical value.

drain current including self-heating when the gate bias is low or moderate is obtained by

$$I_{\rm D} = I_{\rm D0} \left( 1 + \frac{T_{\rm GB}}{T_0} \frac{I_{\rm D} V_{\rm DS} R_{\rm th}}{I_{\rm D} V_{\rm DS} R_{\rm th} + T_0} \right).$$
(17)

Solving Eq. (17), one obtains

$$I_{\rm D} = \frac{-b + \sqrt{b^2 - 4ac}}{2a},$$
 (18)

where

$$a = V_{\rm DS} R_{\rm th},\tag{19}$$

$$b = \left[ T_0 - I_{\rm D0} \left( 1 + \frac{T_{\rm GB}}{T_0} \right) V_{\rm DS} R_{\rm th} \right], \tag{20}$$

$$c = -I_{\rm D0}T_0.$$
 (21)

As the gate voltage increases, the potential barrier height decreases. When the gate bias is large enough, the mobility saturates. If the gate bias further increases, similar to the mobility behavior in the single-crystal counterpart, the mobility degradation caused by scattering occurs. Iñiguez *et al.*<sup>[8]</sup> have plotted the relationship between the effective mobility and the gate bias, and a peak value of  $\mu_{eff}$  can be seen from that plot. When  $V_G > V^*$ , since the barrier height is sufficiently lowered, the electron mobility inside the grain, which is affected by scattering, starts to dominate. As a consequence,  $\mu_G$  is the dominant term of Eq. (9). Similar to a single-crystal MOSFET,  $\mu_G$  decreases as the temperature is increased. In this case, the temperature dependence of the mobility can be approximated as<sup>[3]</sup>

$$\mu_{\rm G0} = \frac{\mu_0}{1 + \theta_1 (V_{\rm G})^{1/3} + \theta_2 (V_{\rm G})^2},\tag{23}$$

where  $\beta_1$  is a temperature coefficient, and  $\theta_1$  and  $\theta_2$  are the mobility degradation parameters.

Using Eqs. (3) and (22), the drain current including selfheating is given by

$$I_{\rm D} = \frac{I_{\rm inv}}{1 + \beta_1 I_{\rm inv} V_{\rm DS} R_{\rm th}},\tag{24}$$

where  $I_{inv}$  replaces  $I_{D0}$  because when the gate bias is high enough the device operates in the strong inversion region.

For different bias conditions, the value of  $V^*$  determines which component, either  $\mu_{GB}$  or  $\mu_G$ , is the dominant term of the effective mobility. If  $\mu_{GB}$  dominates, the main scattering mechanism is grain boundary scattering. On the other hand, if  $\mu_G$  dominates, the main scattering mechanism should be phonon scattering and surface roughness scattering. Therefore,  $V^*$  can be extracted from the plot of effective mobility versus gate voltage. We roughly estimate  $V^*$  as the gate voltage at which the mobility tends to its maximum.

#### 4. Results and discussion

As indicated in the previous sections, the self-heating effect of poly-Si TFTs has been analytically modeled. The model derived above has been implemented into BSIMPro-Plus using the Model Wizard<sup>[13]</sup> tool. BSIMProPlus is an efficient and accurate SPICE model extraction software, and supports various models for CMOS, SOI, bipolar, TFT, and so on. The Model Wizard tool can generate C source code files and a project file for the model engine. To verify the proposed models, a comparison with available experimental data has been completed. The parameters of the TFTs used in the simulation are listed in Table 1.

The validation is achieved by comparing our model with experimental data<sup>[4]</sup> with  $W/L = 10 \ \mu m/10 \ \mu m$ . The devices were fabricated using excimer laser annealing (ELA) or solid-phase crystallization (SPC) on quartz substrates. A 12 nm thick gate oxide was grown in an electron cyclotron resonance (ECR) N<sub>2</sub>O-plasma at 400 °C, 2 mTorr, and a microwave power of 600 W. The gate and source/drain regions were doped by ion implantation with a dose of  $5 \times 10^{15} \text{ cm}^{-2}$  and annealed at 900 °C in N<sub>2</sub>. Finally, all the TFTs were hydrogenated in an ECR H<sub>2</sub>-plasma at 300 °C for 1 h<sup>[4]</sup>.

As shown in Fig. 2, the model simulation results match the experimental data well. When measured at high  $V_G$  and the operation of TFT enters into the saturation region, the device output characteristic present a negative output conductance in the saturation current due to self-heating, which is more severe at higher  $V_G$ . Furthermore, when the simulation switches off the introduced self-heating factor, as shown by the dotted line in Fig. 2, the drain current model cannot explain the negative output conductance in the saturation. When measured at low  $V_G$ , the negative output conductance disappears, and the



Fig. 2. Comparison of drain currents between model results and experimental data<sup>[4]</sup> with  $W/L = 10 \ \mu m/10 \ \mu m$ . The continuous lines are best fitted when considering self-heating effects using values for parameters given in Table 1. The dotted line is the simulation without accounting for the self-heating effect.



Fig. 3. Comparison of  $I_{\rm D}-V_{\rm G}$  characteristics between model results and experimental data<sup>[4]</sup> with  $W/L = 10 \,\mu\text{m}/10 \,\mu\text{m}$ .

drain current exhibits an increase with  $V_{DS}$ . When  $V_{DS}$  is not high enough to make impact ionization take effect, this behavior can be explained by self-heating as the mobility increases with increasing temperature. As a result,  $V^*$  can be deduced from Fig. 2 and it is about 1.5 V.

As shown in Fig. 2, when the applied  $V_{\text{DS}}$  is further increased and the device operates in the kink regime, the kink effect becomes significant and the drain current keeps rising with increasing  $V_{\text{DS}}$ .

Figure 3 depicts the  $I_D-V_G$  characteristics at different drain voltages. A good fit to the experimental data is also observed.

# 5. Conclusions

In this paper, by taking the self-heating effect into account, an extended I-V model for poly-Si TFTs was devel-

oped and verified. The proposed model accounts for the dependence of the effective mobility on the temperature, and uses the relation between the mobility and the temperature to model the self-heating effect. The combined model accurately reproduces the output characteristics of poly-Si TFTs. Moreover, the model is suitable for the use in device and circuit simulations.

#### References

- Deng Wanling, Zheng Xueren, Chen Rongsheng. A new poly-Si TFT DC model for device characterization and circuit simulation. Chinese Journal of Semiconductors, 2007, 28(12): 1916
- [2] Meng Zhiguo, Kwok H, Wu Chunya, et al. Fabrication of a 125 mm poly-Si TFT active-matrix driving color AMOLED. Chinese Journal of Semiconductors, 2006, 27(8): 1514
- [3] Valletta A, Moroni A, Mariucci L. Self-heating effects in polycrystalline silicon thin film transistors. Appl Phys Lett, 2006, 89: 093509
- [4] Lee J W, Lee N I, Chung H J, et al. Improved stability of polysilicon thin-film transistors under self-heating and high endurance EEPROM cells for systems-on-panel. Proc of the IEEE International Electron Devices Meeting, San Francisco, 1998: 265
- [5] Koyanagi M, Shimatani T, Tsuno M, et al. Evaluation of selfheating effects in poly-Si TFT using quasi three-dimensional temperature analysis. Proc of the IEEE International Electron Devices Meeting, Washington DC, 1993: 97
- [6] Inoue S, Ohshima H, Shimoda T. Analysis of degradation phenomena caused by self-heating in low-temperature-processed polycrystalline silicon thin film transistors. Jpn J Appl Phys, 2002, 41(11A): 6313
- [7] Takechi K, Nakata M, Kanoh H, et al. Dependence of selfheating effects on operation conditions and devices structures for polycrystalline silicon TFTs. IEEE Trans Electron Devices, 2006, 53(2): 251
- [8] Iñiguez B, Zheng X, Fjeldly T A, et al. Unified model for shortchannel poly-Si TFTs. Solid-State Electron, 1999, 43: 1821
- [9] Voutsas A T. Assessment of the performance of laser-based lateral-crystallization technology via analysis and modeling of polysilicon thin-film-transistor mobility. IEEE Trans Electron Devices, 2003, 50(6): 1494
- [10] Seto J Y W. The electrical properties of polycrystalline silicon films. J Appl Phys, 1975, 46(12): 5247
- [11] Guo X, Silva S R P. Analysis of self-heating in poly-Si thinfilm transistors and circuits by a self-consistent electro-thermal simulation approach. Proc of 8th International Conference on Solid-State and Integrated Circuit Technology, Shanghai, 2006: 1398
- [12] Wang L, Fjeldly T A, Iñiguez B, et al. Self-heating and kink effects in a-Si: H thin film transistors. IEEE Trans Electron Devices, 2000, 47(2): 387
- BSIMProPlus model wizard application note. San Jose: ProPlus Design Solutions Inc, 2007