Structural and electrical characteristics of lanthanum oxide gate dielectric film on GaAs pHEMT technology*

Wu Chia-Song(吴家松)[†] and Liu Hsing-Chung(刘兴中)

(Department of Electronic Engineering, Vanung University, Chung-Li 32061, Taiwan, China)

Abstract: This paper investigates the feasibility of using a lanthanum oxide thin film (La_2O_3) with a high dielectric constant as a gate dielectric on GaAs pHEMTs to reduce gate leakage current and improve the gate to drain breakdown voltage relative to the conventional GaAs pHEMT. An E/D mode pHEMT in a single chip was realized by selecting the appropriate La_2O_3 thickness. The thin La_2O_3 film was characterized: its chemical composition and crystalline structure were determined by X-ray photoelectron spectroscopy and X-ray diffraction, respectively. La_2O_3 exhibited good thermal stability after post-deposition annealing at 200, 400 and 600 °C because of its high binding-energy (835.6 eV). Experimental results clearly demonstrated that the La_2O_3 thin film was thermally stable. The DC and RF characteristics of Pt/La₂O₃/Ti/Au gate and conventional Pt/Ti/Au gate pHEMTs were examined. The measurements indicated that the transistor with the Pt/La₂O₃/Ti/Au gate had a higher breakdown voltage and lower gate leakage current. Accordingly, the La₂O₃ thin film is a potential high-*k* material for use as a gate dielectric to improve electrical performance and the thermal effect in high-power applications.

Key words: lanthanum oxide; XRD; XPS; pHEMTs **DOI:** 10.1088/1674-4926/30/11/114004 **EEACC:** 2520

1. Introduction

Recently, GaAs-based FETs have played a critical role in high-frequency communication applications, because of their high electron mobility, high breakdown voltage and low power consumption. As FET devices are scaled down, gate leakage currents are increased, reducing the breakdown voltage, and causing serious problems in the long-term reliability of the device. The main related issue is the lack of stable and high quality native oxides of the GaAs substrate^[1]. As stated in some reviews^[2,3], Schottky gate leakage current and $I_{ds}-V_{ds}$ hysteresis, which are both sensitive to the interface between GaAs and the gate electrode metal, limit device performance. Hence, pHEMTs must be fabricated from materials with a high dielectric constant (high-k), such as HfO₂, ZrO₂ and rare earth metal oxides (Y₂O₃, La₂O₃, Pr₂O₃). However, various dielectric constant k materials, such as Ta_2O_5 , TiO_2 , $SrTiO_3$ and BaSrTiO₃, also raise issues of thermal stability^[4] associated with the poor quality of the interface between the oxide and the GaAs-based materials. Strictly, when a gate oxide layer is applied to a device, sufficient band offsets of over 1 eV must act as a barrier for both electrons and holes to reduce the gate leakage current, and its contact with the GaAs substrate must be stable^[1]. Fortunately, La₂O₃ has several advantages over other oxide materials, such as high dielectric constant (~27), a strongly insulating character with a large band gap (~6 eV), and large conduction band offset (~2.4 eV) with GaAs substrate^[1]. Clearly, La₂O₃ is also thermally stable. Consequently, a thermally stable material was used as a gate dielectric for the 1 μ m GaAs pHEMTs in this work.

In this investigation, GaAs pHEMT with a La₂O₃ gate dielectric was examined by XPS and XRD to analyze the chemical bonding and crystalline structure following annealing at various temperatures. Then, the gate oxide, La₂O₃, was fabricated on the electron device, and the electrical characteristics of the transistor were studied and C-V measurements of the capacitor on GaAs pHEMTs were made. Finally, the DC and RF characteristics of the proposed Pt/La₂O₃/Ti/Au gate and conventional Ti/Au gate pHEMTs were summarized, and the La₂O₃ gate was thus demonstrated to be suitable for highfrequency and high-power applications.

2. Fabrication and structure of device

Figure 1 presents a cross section of the epitaxial layer structures of the E/D mode pHEMT, which was grown by MBE on a semi-insulating GaAs substrate. Between two Si planar δ -doping layers was sandwiched the InGaAs undoped channel layer for high-power operations. An undoped 28 nm AlGaAs was grown on an intrinsic GaAs as a Schottky layer, to yield a uniform gate recess depth and to reduce the Schottky gate tunneling current. For gate recess highly selective chemical etching, two 1.5 nm-thick undoped AlAs cap layers were grown on top of a 2 nm-thick undoped GaAs intrinsic layer, and a 30 nm-thick doped GaAs cap layer was inserted between these two AlAs cap layers. Finally, an n⁺-GaAs cap layer with a thickness of 35 nm was grown to improve the ohmic contact resistivities.

^{*} Project supported by the Vanung University of the Republic of China, Taiwan (No. VIT-97-EE-02).

[†] Corresponding author. Email: cswu@mail.vnu.edu.tw

Received 27 April 2009, revised manuscript received 26 June 2009




Fig. 1. Brief cross section of AlGaAs/InGaAs p-HEMT.




Fig. 2. XRD of La₂O₃ film after annealing at various temperatures.

To fabricate the E/D mode device, first, ohmic contacts formed from Ni/Ge/Au metals were deposited by electronbeam evaporation and patterned by a conventional lift-off process. Then, the wafer was loaded into a rapid-thermalannealing system with an N₂-rich chamber and heated to 420 °C for 20 s to yield the final ohmic contacts. Then, an NH₄OH/H₂O₂/H₂O solution was used for mesa etching. In the gate recess process, following chemical etching with highly selective succinic acid, the wafers were immediately loaded into an electron-beam evaporator. To fabricate a 1 μ m-long gate, Pt/La2O3/Ti/Au (10 nm/10 nm/30 nm/150 nm) was deposited by electron-beam evaporation. In this stage, a 10 nmthick lanthanum (La) metal was evaporated using an optimal oxygen flow rate of 5 sccm, at a chamber pressure of approximately 10⁻³ Torr. After the chamber pressure was reduced to 3×10^{-6} Torr, the conventional Ti/Au (30 nm/150 nm) gate metals were deposited. Finally, Ti/Au (30 nm/300 nm) was deposited to form interconnection and probe pads, then, a 300 nm-thick SiO₂ layer was carried out for device passivation.

3. Results and discussions

The intensity and thermal stability during the annealing of La_2O_3 films were determined using XRD, as displayed in Fig. 2. The results indicate that the La_2O_3 as-deposited film yielded three obvious peaks at about 23.4°, 31.3°, and 32.66°,




Fig. 3. XPS results of (a) La3d, (b) O1s in La₂O₃ films after annealing at various temperatures.

and several weak peaks. The XRD spectra revealed that the La₂O₃ as-deposited films had an almost amorphous structure. Clearly, the intensity of the three peaks increased with temperature from 200 to 800 °C, with a particularly marked change at 31.3°, suggesting better crystallization of the structure with increasing temperature^[5]. Furthermore, these peaks revealed a preferential orientation of the crystallites of the (400) plane of the hexagonal reflection corresponding to a peak at 31.3°. Notably, the position of this peak was barely shifted from that of the as-deposited sample even when the temperature was increased to 800 °C. Annealing was performed to improve densification and reduce the number of interfacial defects between the substrate and the oxide film. The La₂O₃ film, after annealing from 200 to 600 °C, was studied by XPS to analyze the structural and compositional properties. Figures 3(a) and 3(b) plot the orbit data of La3d and O1s, respectively. Figure 3(a) plots the intensity of the La3d peak as a function of annealing temperature. From this figure, the binding energy of the main peak La3d_{5/2} is estimated to be approximately 835.6 eV, corresponding to La₂O₃ bonding up to 400 °C^[6]. Additionally, the spectra revealed that the peak was slightly shifted toward a higher binding energy as the temperature increased to 600 °C,




Fig. 4. $g_m - V_{gs}$ and $I_{ds} - V_{gs}$ characteristics of the La₂O₃ gate and the conventional gate.

with a binding energy shift of around 0.1 eV from the $La3d_{5/2}$ reference position. Figure 3(b) presents the orbit O 1s spectrum. The main peak of the binding energy in the as-deposited sample was at 528.6 eV, which was highly consistent with the typical O1s peak position of stoichiometric $La_2O_3^{[5]}$. The measurements agree closely with the standard results in the XPS handbook. Interestingly, the La_2O_3 main peak is shifted by almost 1.5 eV at 600 °C, suggesting that the oxide film exhibited strong La–O bonding, even following annealing at higher temperatures. These phenomena demonstrate barely any change in the La or La–O bonding status, and confirm its superior thermal stability.

Figure 4 plots the DC characteristics of pHEMT with a gate length of 1 μ m. The current-voltage (I_{ds} - V_{gs}) and transconductance-voltage (g_m-V_{gs}) curves with (Pt/La2O3/Ti/Au gate) and without La2O3 gate dielectric (Pt/Ti/Au gate) were obtained: the maximum I_{ds} and associated maximum gm were 177 mA/mm and 118.76 mS/mm for the Pt/La₂O₃/Ti/Au gate pHEMT, and 221 mA/mm and 166.75 mS/mm for the Pt/Ti/Au gate pHEMT at a bias $V_{ds} = 2.0$ V. The standard Pt/Ti/Au HEMT yielded a higher peak g_m than the La₂O₃ gate, as the ability of the La₂O₃ HEMT architecture to modulate the gate-to-channel was suppressed by the insertion of a high-k insulator. Hence, the distance of the depletion region from the metal gate to the channel was increased, reducing the current in the modulation channel. Apparently, the conventional Pt/Ti/Au gate had a higher threshold voltage than the experimental Pt/La₂O₃/Ti/Au gate. The threshold voltage of the Pt/Ti/Au gate was 0.2 V for the E-mode. However, a D-mode p-HEMT with oxide as the dielectric layer was implemented using a Pt/La₂O₃/Ti/Au gate device, which yielded a pinch-off voltage of -0.6 V. The experimental results demonstrate that the E/D mode pHEMTs were formed on the same chip. Figure 5 plots the I_g-V_{gs} performance of the Schottky diodes. The $I_{g}-V_{gs}$ curves show that the breakdown voltage (V_{BR}) was -20 V for the Pt/La₂O₃/Ti/Au gate and -9.4 V for the conventional Pt/Ti/Au gate, and the turn-on voltages (V_{on}) were 2 V and 0.7 V, respectively. The lager breakdown voltage was associated with the Pt/La₂O₃/Ti/Au gate because of the oxide layer had a high dielectric constant, which reduced the gate tunneling current at high voltage. As displayed in the




Fig. 5. Schottky diode characteristics of the La₂O₃ gate and the conventional gate.




Fig. 6. C-V curve of La₂O₃ gate dielectrics of GaAs pHEMT measured at 1 MHz.

inset in Fig. 5, the leakage current of the La_2O_3 gate was significantly lower than that of the conventional gate, indicating that the former significantly reduced leakage. Therefore, the lower gate leakage current not only improved the device breakdown voltage but also increased the power-added efficiency (PAE) at a high-input-power swing.

The method for determining the dielectric constant of La₂O₃was designed as follows. First, capacitance–voltage (*C*–*V*) measurements of the HEMT structure were made, with MOS-ring capacitors with diameters of 100 μ m operated at 1 MHz, as displayed in Fig. 6. A La₂O₃ oxide layer with a thickness of about 50 nm was deposited by electron-beam evaporation. Hence, *C*_{Dielectric} could be easily calculated, using the following equation^[7].

$$\frac{1}{C_{\text{MAX}}} = \frac{1}{C_{\text{Dielectric}}} + \frac{1}{C_{\text{HEMT}}}.$$
 (1)

Two-dimensional gas (2DEG) accumulated in the HEMT, and the maximum capacitance (C_{MAX}) was estimated to be around 9.5 pF, from Fig. 6. C_{HEMT} was calculated to be 30.33 pF ($\varepsilon_{GaAs} = 12.9$, $\varepsilon_{Al_xGa_{1-x}As(x=0.24)} = 12.2148$). Finally, Equation (1) yielded a capacitance of La₂O₃, $C_{Dielectric}$, of 13.83 pF. Therefore, the dielectric constant of La₂O₃ was determined to be 9.95.

Figure 6 indicates a sharp transition from the depletion region to the 2DEG accumulation region. Accordingly, a weak

Characteristics of DC and RF	pHRMT of gate material	
	Pt/Ti/Au (E-mode)	Pt/La ₂ O ₃ /Ti/Au (D-mode)
$V_{\rm gs}$ @ drain-source current ($I_{\rm ds} = 0$)	$V_{\text{threshold}} = 0.2 \text{ V}$	$V_{\text{pinch-off}} = -0.6 \text{ V}$
Maximum drain current, I _{ds, max} (mA/mm)	221	177
Peak transconductance, $g_{m, max}$ (mS/mm)	166.75	118.76
Schottky turn-on voltage, $V_{\rm ON}$ (V)	0.7	2
Breakdown voltage, $V_{\rm BR}$ (V)	-9.4	-20
Cut-off frequency, $f_{\rm T}$ (GHz)	8	15.5
Maximum oscillation frequency, f_{max} (GHz)	19	21

Table 1. Comparison of DC and RF characteristics of the different gate devices.

pinning effect of the Fermi level at the GaAs/La₂O₃ interface was demonstrated, yielding a high-quality interface. Furthermore, an increase in the capacitance was observed at gate biases of beyond +3.45 V. This phenomenon might have been caused by the charge spillover effect in the 2DEG channel, which brought some of the carriers closer to the surface. Thus, the effective thickness of the barrier layer was decreased, and the capacitance was increased at gate biases of over +3.45 V.

Table 1 summarizes the DC and RF characteristics of the different gate devices. The current gain cut-off frequency $(f_{\rm T})$ and the maximum oscillation gain cut-off frequency $(f_{\rm max})$ were extracted using *S*-parameters, which were measured using a Vector Network Analyzer. The obtained $f_{\rm T}$ and $f_{\rm max}$ of the La₂O₃-gate were 15.5 GHz and 21 GHz, respectively, and those of the conventional gate were 8 GHz and 19 GHz, respectively. Moreover, the La₂O₃-gate obtained a high breakdown voltage, which could exceed that of the conventional gate. Accordingly, the measurements demonstrated that the La₂O₃-gate was suitable for RF and microwave circuit applications.

4. Conclusions

In this investigation, a high-*k* lanthanum oxide thin film (La_2O_3) was applied as a gate dielectric on GaAs pHEMTs. The thin La_2O_3 film characteristics of chemical composition and crystalline structure were determined using XRD and XPS after post-deposition annealing. The high-quality high-*k* La_2O_3 oxide layer was evaporated using an electron beam and a high oxygen flow rate to form the following gate-recess process, and then Ti/Au metals were deposited *in situ* in the same high-vacuum chamber. The experimental results indicated that binding energy slightly shifted as the temperature increased, suggesting that the La_2O_3 film was highly thermally stable. The La_2O_3 HEMT had a higher dielectric constant and so an

E/D-mode pHEMT could be fabricated on one chip. Therefore, this technique was adopted to simplify the E/D-mode pHEMT process and improve the yield of wafers. The DC and C-V measurements demonstrated that the La₂O₃ HEMTs with a high-quality GaAs/La₂O₃ interface, a surface state and a low gate leakage current have great potential for use in high-power, high-frequency, and high-temperature applications.

Acknowledgement

The authors are grateful for the device fabrication support in the Department of Electronic Engineering at Chang Gung University. Also, Dr. Ted Knoy is appreciated for his editorial assistance.

References

- Robertson J, Falabretti B. Band offsets of high k gate oxides on III–V semiconductors. J Appl Phys, 2006, 100: 014111
- [2] Chiu H C, Yang C W, Lin Y H, et al. Device characteristics of AlGaN/GaN MOS-HEMTs using high-k raseodymium oxide layer. IEEE Trans Electron Devices, 2008, 55(11): 3305
- [3] Lee K W, Sze P W, Lin Y J, et al. InGaP/InGaAs metal-oxidesemiconductor pseudomorphic high-electron-mobility transistor with a liquid-phase-oxidized InGaP as gate dielectric. IEEE Electron Device Lett, 2005, 26(12): 864
- [4] Pan T M, Chen C L, Yeh W W, et al. Structural and electrical characteristics of thin erbium oxide gate dielectrics. Appl Phys Lett, 2006, 89: 222912
- [5] Hubbard K J, Schlom D G. Thermodynamic stability of binary oxides in contact with silicon. J Mater Research, 1996, 11: 2757
- [6] Moulder J F, Stickle W F, Sobol P E, et al. Handbook of X-ray photoelectron spectroscopy. Eden Prairie, Minnesota: Physical Electronics Inc, 1995
- [7] Liu C, Chor E F, Tan L S. Investigations of HfO₂/AlGaN/GaN metal–oxide–semiconductor high electron mobility transistors. Appl Phys Lett, 2006, 88: 173504