# A four-channel microelectronic system for neural signal regeneration\*

Xie Shushan(谢书珊)<sup>1</sup>, Wang Zhigong(王志功)<sup>1,†</sup>, Lü Xiaoying(吕晓迎)<sup>2</sup>, Li Wenyuan(李文渊)<sup>1</sup>, and Pan Haixian(潘海仙)<sup>2</sup>

(1 Institute of RF- & OE-ICs, Southeast University, Nanjing 210096, China) (2 State Key Laboratory of Bio-Electronics, Southeast University, Nanjing 210096, China)

Abstract: This paper presents a microelectronic system which is capable of making a signal record and functional electric stimulation of an injured spinal cord. As a requirement of implantable engineering for the regeneration microelectronic system, the system is of low noise, low power, small size and high performance. A front-end circuit and two high performance OPAs (operational amplifiers) have been designed for the system with different functions, and the two OPAs are a low-noise low-power two-stage OPA and a constant- $g_m$  RTR input and output OPA. The system has been realized in CSMC 0.5- $\mu$ m CMOS technology. The test results show that the system satisfies the demands of neuron signal regeneration.

**Key words:** implanted; neuronal signal; regeneration; detecting; stimulating **DOI:** 10.1088/1674-4926/30/12/125005 **EEACC:** 2570

### 1. Introduction

It is well known that the nerves in the spinal cord are hard to regenerate if crushed or injured.

With the rapid development of semiconductors, microelectronics is being applied more and more in the study of neuronal signal recording and nerve stimulation. Many research results have been reported all over the world<sup>[1-4]</sup>. Our research group has realized a bridging system for the spinal cord function recovery, and undertaken further research on the microscopic study of neuronal population by means of a monolithic integrated MEA (microelectrode array). In general, the bridging system contains interfaces, front-end circuits, a neuronal signal amplifier, a neuronal signal processor, FES (function electric stimulation), and a power supply module.

The bridging system for the injured nerve bundle can be formed by two microelectrode arrays of the cuff-type, Utahtype and so on, which can form multi signal channels, and a microelectronic circuit, which has bidirectional signal regeneration channels<sup>[4, 5]</sup>.

The electrode contacts of the two microelectrode arrays are interfaced with two stumps of the broken nerve bundle. Some contacts are used for neural signal detection, and connected with the signal input of the channel on one direction in the microelectronic circuit. The remaining contacts are used for neural function electrical stimulation and connected with the signal output of the channel on the other direction in the microelectronic circuit. Thus a bidirectional neural signal channel bridge is formed. The neural signals will be regenerated in the up- and down-directions, and the neural function can be rebuilt.

The fundamental concept of nerve function rebuilding should be based on some research, minimally invasive surgery, implant surgery, compatibility of implanted devices, high performance microelectronic systems, method of power supply, study of long-term effect and so on. The function of the microelectronic system should include nerve signal detection and electric function stimulation.

A common detecting circuit in bio-potential measurements is a DC-coupled fully differential amplifier followed by a differential amplifier, as in the classical three op-amp instrumentation amplifier. The environment of the implanted microelectronics can be complicated. The nerve action potential coupled from a microelectrode array should be in the magnitude of microvolts, with the frequency below 10 kHz. The input resistance of the equivalent voltage source will be 5-30 kΩ. The ECG (electrocardiogram) signal and EMG (electromyogram) signal will also be coupled into the detecting circuit if not considered carefully. The interface between the microelectrode and the organism can have a large DC offset, which can influence the work of the detecting circuit. The input stage should therefore be AC coupled, and the lowest frequency could be at about 1 Hz. One thing that should be considered carefully is the power dissipation, because the organism is sensitive to temperature and the power supply is a piece of hard engineering<sup>[6]</sup>.

The basic requirements for implanted devices in the body should be small size, low-voltage and low-power working, and ability to implant without any external connections<sup>[7–9]</sup>. For consideration of implantation for spinal cord signal

<sup>\*</sup> Project supported by the National Natural Science Foundation of China (Nos. 90307013, 90707005), the Natural Science Foundation of Jiangsu Province (No. BK2008032), and the Special Foundation and Open Foundation of State Key Laboratory of Bioelectronics of Southeast University.

<sup>†</sup> Corresponding author. Email: zgwang@seu.edu.cn Received 9 May 2009, revised manuscript received 8 August 2009



Fig. 1. Three-stage voltage stimulating regeneration system.

recording and stimulation, the regeneration microelectronic system should be designed with a low-noise, high precision, and ac-coupled amplifier and a voltage stimulating circuit with a low inner resistance or a current stimulating circuit with a high inner resistance.

In this paper, a neuronal signal regeneration system designed in a standard 0.5  $\mu$ m CMOS process (CSMC, Wuxi, China) is presented. In the following sections, the system architecture, the circuit and layout design, and the test result will be discussed.

### 2. System design

The regeneration system contains several modules with different functions. The neuronal signal detected by a microelectrode is very weak, several to hundreds of microvolts. It should be amplified to a high enough amplitude at first. Then, it is supplied to another microelectrode to stimulate a spinal nerve.

According to the consideration of system demands, a three-stage voltage stimulating regeneration system was designed<sup>[10–12]</sup>. Figure 1 shows the schematic of the system. It contains a detecting circuit, a gain circuit, and a stimulating circuit. The ac-coupled input stage was implemented by a MOS-resistance in parallel with a capacitance. As the basic cell of the circuits, two OPAs (operational amplifiers) were designed with low power, low noise, small size, high gain, and high CMRR. In Fig. 1, A1 is a low-power and low-noise two-stage OPA, and A2 is a constant- $g_m$ , rail-to-rail input and output OPA. They were used in different modules.

### **3.** Circuit techniques

From Fig. 1, it is known that the basic cells of both the detecting and stimulating circuits are OPAs. Therefore, the key part of the circuit is the design of high performance OPAs. In addition, the front-end of the system is important for accoupling. The biasing circuit and start-up circuit used by two OPAs are also discussed.

### 3.1. Front-end circuit

Figure 2 shows the front-end circuit, with  $C_1 = C_3$ ,  $C_2 = C_4$ ,  $R_{mos1} = R_{mos2} = R_{mos}$ . In this design the circuit has two functions: to realize ac-coupling by means of a blocking



Fig. 2. Front-end circuit.



Fig. 3. Simulated amplitude–frequency curves of the system: the curve represents the gain, from top to bottom,  $V_{\text{CON}} = -1.5$ , -1.8, -2, -2.5 V.

capacitance, and to define the gain of the preamplifier.

$$A_{\rm VPRE} = -C_1/C_2. \tag{1}$$

Because the on-chip capacitance will be in the pico-farad magnitude, the low frequency components will be hard to pass. Therefore, series of MOSFETS are used to realize ultrahigh resistances. The MOSFETs work in a linear area by means of  $V_{\rm GS}$  control. The resistance  $R_{\rm mos}$  can be expressed as

$$R_{\rm mos} = \frac{1}{\mu C_{\rm ox} \, (V_{\rm GS} - V_{\rm T}) W/L},\tag{2}$$

and the -3 dB frequency is:

$$f_{-3\rm dB} = \frac{1}{2\pi R_{\rm mos} C_2}.$$
 (3)

Figure 3 is the simulated amplitude–frequency curves of the system, with  $V_{GS} = -1.5, -1.8, -2, -2.5$  V. The curves show that the pass-band is from 1 Hz to 10 kHz, when  $V_{con}$  is -1.5 V.

#### 3.2. Low-noise low-power two-stage OPA

Figure 4 shows the schematic of the low-noise low-power two-stage OPA. According to the cascade noise formula, the noise of the first-stage differential input transistor is critical for the system. In our design, PMOS were adopted as an input pair for their lower noise coefficient than that of their NMOS counterpart. Further, an NMOS inverter with current-mirror load



Fig. 4. Circuit schematic of the low-noise low-power two-stage OPA.



Fig. 5. Noise module of the amplifying circuit.

was adopted as the output stage. Functionally, the input stage provides high gain and the output stage ensures large output voltage swing. The open-loop OPA has a gain of

$$A_{\rm V} = \{-g_{\rm m1} \left[ (g_{\rm m3} r_{\rm ds3} r_{\rm ds1}) \parallel r_{\rm ds6} \right] \} \parallel \left[ -g_{\rm m9} \left( r_{\rm ds8} \parallel r_{\rm ds9} \right) \right].$$
(4)

The equivalent input noise can be deduced as follows.

Figure 5 shows the noise module of the amplifying subcircuit. First, neglecting the DC source noise, the equivalent output noise spectral density  $e_{to}^2$  is:

$$e_{\rm to}^2 = g_{\rm m9} R_{\rm II}^2 \left[ e_{\rm n8}^2 + e_{\rm n9}^2 + R_{\rm I}^2 \left( g_{\rm m1}^2 e_{\rm n1}^2 + g_{\rm m2}^2 e_{\rm n2}^2 + g_{\rm m5}^2 e_{\rm n5}^2 \right. \\ \left. + g_{\rm m6}^2 e_{\rm n6}^2 + \frac{e_{\rm n3}^2}{r_{\rm ds1}^2} + \frac{e_{\rm n4}^2}{r_{\rm ds2}^2} \right) \right].$$
(5)

Differential gain is  $g_{m1}R_{I}g_{m9}R_{II}$ ; the equivalent input noise  $e_{eq}^2$  is:

$$e_{eq}^{2} = \frac{e_{to}^{2}}{g_{m1}g_{m9}R_{I}R_{II}} = \frac{2e_{n9}^{2}}{g_{m1}^{2}R_{I}^{2}} + 2e_{n1}^{2} \left[1 + \frac{g_{m5}^{2}}{g_{m1}^{2}} \left\| \left(\frac{e_{n5}^{2}}{e_{n1}^{2}}\right)^{2} + \frac{e_{n3}^{2}}{g_{m1}^{2}r_{ds1}^{2}e_{n1}^{2}} \right]$$
(6)

and  $e_{n1}^2 = e_{n2}^2$ ,  $e_{n3}^2 = e_{n4}^2$ ,  $e_{n5}^2 = e_{n6}^2$ . From the equation, the noise of the second stage can be neglected, because it is divided by the gain of the first stage. The noise of cascade transistors m3 and m4 also can be neglected, because it is divided by  $(g_{m1}r_{ds1})^2$ . So the equivalent input noise  $e_{eq}^2$  can be



MN11

MN8

MN6

 $v_{SS}$ Fig. 6. Circuit schematic of the constant- $g_m$  rail-to-rail input and output OPA.

Bias 8

MN:

expressed as

Bia<u>s 3</u>

VDD

Bias

$$e_{\rm eq}^2 \approx 2e_{\rm n1}^2 \left[ 1 + \left(\frac{g_{\rm m5}}{g_{\rm m1}}\right)^2 \left(\frac{e_{\rm n5}^2}{e_{\rm n1}^2}\right) \right].$$
 (7)

The 1/f noise module of the MOSFET is:

$$e_{\rm ni}^2 = \frac{KF}{2fC_{\rm ox}W_{\rm i}L_{\rm i}K'} = \frac{B}{fW_{\rm i}L_{\rm i}}.$$
(8)

and the transconductance is:

MN4

$$g_{\rm mi} = \sqrt{\left(2K'\frac{W_{\rm i}}{L_{\rm i}}\right)|I_{\rm D}|}.$$
(9)

So Equation (7) can be expressed as:

$$e_{\text{eq1/f}}^2 = 2e_{\text{n1}}^2 \left[ 1 + \left( \frac{K_{\text{N}}'B_{\text{N}}}{K_{\text{P}}'B_{\text{P}}} \right) \left( \frac{L_1}{L_5} \right)^2 \right].$$
 (10)

From Eq. (10), the product of  $W_1$  and  $L_1$  should be large enough. So  $e_{n1}^2$  can be minimized. The minimum value of the equivalent input noise should be  $2e_{n1}^2$ , adjusting the ratio of  $L_1$ to  $L_5$ .

The thermal noise module of the MOSFET is:

$$e_{ni}^{2} \approx \frac{8kT}{3g_{m}},$$

$$e_{eqthermal}^{2} = 2e_{n1}^{2} \left[ 1 + \frac{g_{m5}}{g_{m1}} \left( \frac{e_{n5}^{2}}{e_{n1}^{2}} \right) \right] = 2e_{n1}^{2} \left[ 1 + \sqrt{\frac{K_{N}^{'}W_{3}L_{1}}{K_{P}^{'}W_{1}L_{3}}} \right],$$
(11)

where  $K' = \mu C_{\text{ox}}$ , and k is the Boltzmann constant. Equation (11) shows that the method for reducing 1/f noise also reduces thermal noise.

### 3.3. Constant-g<sub>m</sub> rail-to-rail input and output OPA

Figure 6 shows the schematic of the constant- $g_m$  rail-torail input and output OPA. The OPA is designed for the demands of low voltage and full swing of input and output range. In this design, a kind of feed-forward input stage for constant conductance and gain is adopted. The conductance  $g_m$  is kept unchanged within the dynamic rail-to-rail range.

Figure 7 shows the feed-forward input-stage of the OPA<sup>[13]</sup>. MP1 and MP2 build up a PMOS different input pair,



Fig. 7. Circuit schematic of the feed-forward input stage.

MN1 and MN2 build up an NMOS different input pair, MP3 and MN3 form a diode. MP1, MN1, MP3, and MN3 form a feed-forward close-loop. The constraint relation is:

$$V_{\rm GS(MP1)} + V_{\rm GS(MN1)} = V_{\rm GS(MP3)} + V_{\rm GS(MN3)},$$
  
 $V_{\rm GS} - V_{\rm T} = \sqrt{\frac{I_{\rm D}}{\mu C_{\rm ox}(W/L)}}.$ 
(12)

Define the four input transistors MP1, MN1, MP2, MN2 to have the same value of  $K = K'_N W_{N1}/2L_{N1} = K'_N W_{N2}/2L_{N2}$  $= K'_P W_{P1}/2L_{P1} = K'_P W_{P2}/2L_{P2}$ , and MP3, MN3 to have a value of 6 K. The equation can be expressed as

$$\sqrt{\frac{I_{\rm P}}{K}} + \sqrt{\frac{I_{\rm N}}{K}} = \sqrt{\frac{I_{\rm Bias} - 2I_{\rm N}}{6\,K}} + \sqrt{\frac{I_{\rm Bias} - 2I_{\rm P}}{6\,K}},\qquad(13)$$

where  $I_{\rm N} = I_{\rm P} = I_{\rm Bias}/8$ . A MOSFET has a transconductance of  $g_{\rm m} = \sqrt{(2K'W/L) |I_{\rm D}| (1 + \lambda V_{\rm DS})}$ , so we have

$$g_{\rm m} = g_{\rm mN} + g_{\rm mP} = \sqrt{4KI_{\rm N}} + \sqrt{4KI_{\rm P}} = \sqrt{2KI_{\rm Bias}}.$$
 (14)

So, the W/L of each MOSFET can be adjusted for the constant  $g_{\rm m}$ . The gain is also kept approximately constant. The OPA has a gain of

$$A_{\rm V} = (g_{\rm mn1} + g_{\rm mp1}) \{ [g_{\rm mp8}r_{\rm op8} (r_{\rm op6} \parallel r_{\rm on1})] \parallel [g_{\rm mn8}r_{\rm on8} (r_{\rm on6} \parallel r_{\rm op1})] \} (g_{\rm mn11} + g_{\rm mp11}) (r_{\rm op11} \parallel r_{\rm on11})$$
  
$$= \sqrt{2KI_{\rm Bias}} \{ [g_{\rm mp8}r_{\rm op8} (r_{\rm op6} \parallel r_{\rm on1})] \parallel [g_{\rm mn8}r_{\rm on8} (r_{\rm on6} \parallel r_{\rm op1})] \} (g_{\rm mn11} + g_{\rm mp11}) (r_{\rm op11} \parallel r_{\rm on11}).$$
(15)

The function of the feed-forward circuit is to extract part of the input bias current  $I_{\text{Bias}}$  from MP3 and MN3 in a timely manner. When the input differential pair is worked in a saturation region, the bias current of the pair is  $I_{\text{Bias}}/4$ . The feedforward circuit is  $3I_{\text{Bias}}/4$ . Equation (14) is met. When the input common-mode voltage is high, the PMOS pair is shut down, and the common-source terminal of NMOS is elevated by the input common-mode voltage. So the feed-forward circuit cannot conduct and the current extracted from  $I_{\text{Bias}}$  is zero. Then  $I_N = I_{\text{Bias}}$ , so Equation (14) is met again. Similar, when the input common-mode voltage is low,  $I_P = I_{\text{Bias}}$ . So Equation (14) is met when the input common-mode voltage changes.



Fig. 8. Simulation curve of  $g_{mN}$ ,  $g_{mP}$  and  $g_m$ .

Figure 8 shows the simulation curve of  $g_{mN}$ ,  $g_{mP}$ , and  $g_m$ . The result shows that  $g_m$  is nearly constant within the common-mode voltage  $V_{icm}$  from rail-to-rail. The variation of  $g_m$  is within 9.2%.

To make efficient use of the supply voltage and current, the OPA requires class-AB biased output transistors connected in a common-source configuration. As can be seen from Fig. 6, the class-AB output stage consists of two commonsource connected output transistors, which are directly driven by two in-phase signal currents. Floating current sources are adopted in the summing circuit stage.

Ignoring the noise of the biasing current source, the equivalent input noise of the input NMOS pair and PMOS pair are  $e_{ninn}^2$  and  $e_{ninp}^2$ , respectively:

$$e_{\text{ninn}}^{2} = e_{\text{nn1}}^{2} + e_{\text{nn2}}^{2} + \frac{g_{\text{mn5}}^{2}e_{\text{nn5}}^{2} + g_{\text{mn6}}^{2}e_{\text{nn6}}^{2} + g_{\text{mp5}}^{2}e_{\text{np5}}^{2} + g_{\text{mp7}}^{2}e_{\text{np7}}^{2}}{g_{\text{mn1}}^{2}},$$

$$e_{\text{ninp}}^{2} = e_{\text{np1}}^{2} + e_{\text{np2}}^{2} + \frac{g_{\text{mp5}}^{2}e_{\text{np5}}^{2} + g_{\text{mp6}}^{2}e_{\text{np6}}^{2} + g_{\text{mn5}}^{2}e_{\text{nn5}}^{2} + g_{\text{mn7}}^{2}e_{\text{nn7}}^{2}}{g_{\text{mp1}}^{2}}.$$
(16)

Therefore, according to the 1/f and thermal noise modules, the *L* of MN5, MN6, MP5, MP6 and the *W* of MN1, MN2, MP1, MP2 should be designed with a large size and the decreased noise.

#### 3.4. Biasing circuit and start-up circuit

The robustness of the biasing sub-circuit is very important in the design of an OPA. By analysis and simulation, the biasing output in this design is stable with variations of power, temperature and process corners. In order to solve the idlestate problem of the biasing and amplifying sub-circuit, a startup sub-circuit was designed. Figure 9 shows the schematic of the biasing sub-circuit and start-up sub-circuit.

### 4. Chip design and simulation

The four-channel regeneration system has been realized in a 0.5- $\mu$ m CMOS process of CSMC (Wuxi, China). The NMOS transistors and the PMOS transistors with short channel have target threshold voltages of 0.87 and 0.97 V, respectively. The layout of the one-channel system is shown in Fig. 10. The BIAS is the layout of the biasing circuit and startup circuit, A1 is the layout of the low-noise low-power twostage OPA, and A2 is the layout of the constant- $g_m$  rail-to-rail



Fig. 9. Circuit schematic of the biasing sub-circuit and start-up subcircuit.



Fig. 10. Layout of the one-channel generation system. Area:  $324 \times 344 \,\mu\text{m}^2$ .

Table 1. Simulation results of one of the four-channel regeneration systems.

Parameter	Value
Supply voltage	±2.5 V
Output range	-2.5 to +2.5 V
Power	4.1146 mW
Equivalent input noise	19.3 nV/ <del>V</del> Hz
(not including $1/f$ noise) @ 100 Hz	
Area	$0.324\times0.344~\text{mm}^2$

input and output OPA.

Table 1 shows the simulation results of the one-channel regeneration system. Because the technology library does not include 1/f noise parameters, the simulation result of the equivalent input noise does not include 1/f noise.

The layouts and simulation results show that the designed system is of low power, low noise and small size. A micrograph of the realized four-channel regeneration system is



Fig. 11. Micrograph of the four-channel regeneration system. Area:  $1.21 \times 1.286 \text{ mm}^2$ .



Fig. 12. Waveform graphs of the four-channel regeneration system test: (a) Input signal is ECG with  $V_{in} = 2 \text{ mV}$ , f = 10 Hz; (b) Input signal is sine signal with  $V_{in} = 2 \text{ mV}$ , f = 1 kHz.

shown in Fig. 11. The chip area is  $1.21 \times 1.286 \text{ mm}^2$ . All four channels were tested, with the same test condition. All of them work well. Figure 12(a) shows the output signal with a gain of 67.9 dB and a rail-to-rail amplitude, and the input signal is of ECG pulse form with  $V_{\text{in}} = 2 \text{ mV}$  and f = 10 Hz. Figure 12(b) shows the output signal with a gain of 65.7 dB, and the input signal is of a sine waveform with  $V_{\text{in}} = 2 \text{ mV}$ , and f = 1 kHz. Because the waveform generator used for the test is Agilent 33220, the minimum signal amplitude is 20 mV, and a 20-dB attenuator was used to attenuate the signal to 2 mV, thus giving

a high noise level. If attenuated more, the noise becomes larger than the signal and cannot be recognized by the oscilloscope. The test results show that the regeneration system satisfies the demand of neuronal signal detecting.

# 5. Summary

A microelectronics system has been designed for the signal regeneration of injured spinal cord. As the basic cells, two OPAs were designed basically with low noise and low power and were used for different functions. The chip has been realized in CSMC 0.5- $\mu$ m CMOS technology. The test results show that the chip works well.

## References

- Wand Z G, Lü X Y, Gu X S. Research of central nerve signal recording, processing and regeneration with microelectronics devices. 14th Conference on Neural Networks of China, Hefei, China, 2004:10
- [2] Wang Z G, Lü X Y, Li W Y, et al. Study of microelectronics for detecting and stimulating of central neural signals. IEEE Proceedings of International Conference on Neural Interface and Control, 2005: 192
- [3] Eversmann B, Jenkner M, Hofmann F, et al. A 128 × 128 CMOS biosensor array for extracellular recording of neural activity. IEEE J Solid-State Circuits, 2003, 38: 2306
- [4] Kovacs G T A, Storment C W, Rosen J M. Regeneration microelectrode array for peripheral nerve recording and stimulation. IEEE Trans Biomedical Eng, 1992, 39(9): 893

- [5] Wang Y F, Lü X Y, Wang Z G. Microelectrodes for neural signal recording and functional electrical stimulation. Foreign Medical Biomedical Engineering Foreign Medical Science, 2005, 28(3): 129
- [6] Zhao H T, Lü X Y, Wang Y F, et al. Perscutaneous electromagnetic coupling. Journal of Southeast University (Natural Science Edition), 2007, 37(2): 368
- [7] Nielsen J H, Lehmann T. An implantable CMOS amplifier for nerve signals. The 8th IEEE International Conference on Electronics, Circuits and Systems, 2001, 3: 1183
- [8] Vehkaoja A, Lekkala J. Wearable wireless biopotential measurement device. 26th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2004, 1: 2177
- [9] Wang Y F, Wang Z G. A single-chip and low-power CMOS amplifier for neural signal detection. Chinese Journal of Semiconductors, 2006, 27(8): 1490
- [10] Harrison R R, Charles C. A low-power low-noise CMOS amplifier for neural recording application. IEEE J Solid-State Circuits, 2003, 38: 958
- [11] Li W Y, Wang Z G. Integrated circuit for single channel neural signal regeneration. Journal of Southeast University (English Edition), 2008, 24(2): 155
- [12] Mao X Y, Li W Y, Wang Z G. Neural signal rebuilding microelectronics system with voltage function electrical stimulation signal generator. Chinese Journal of Electron Devices, 2007, 32(2): 484
- [13] Wu J, Zhou Z. Design of rail-to-rail constant conductance and approximate constant-gain input stage of operational amplifiers. Journal of Circuits and System, 2004, 9(3): 69