A novel precision curvature-compensated bandgap reference

Zhou Zekun(周泽坤)[†], Ming Xin(明鑫), Zhang Bo(张波), and Li Zhaoji(李肇基)

(State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronics Science and Technology of China, Chengdu 610054, China)

Abstract: A high precision high-order curvature-compensated bandgap reference compatible with the standard CMOS process, which uses a compensation proportional to $V_{\rm T} \ln T$ realized by utilizing voltage to current converters and the voltage current characteristics of a base–emitter junction, is presented. Experiment results of the proposed bandgap reference implemented with the CSMC 0.5- μ m CMOS process demonstrate that a temperature coefficient of 3.9 ppm/°C is realized at 3.6 V power supply, a power supply rejection ratio of 72 dB is achieved, and the line regulation is better than 0.304 mV/V dissipating a maximum supply current of 42 μ A.

Key words: high-order curvature compensation; CMOS bandgap reference; temperature coefficient; PSRR **DOI:** 10.1088/1674-4926/31/1/015010 **EEACC:** 2570D

1. Introduction

Precision bandgap references are necessarily in great demand for many applications ranging from purely analog, mixed-mode to purely digital circuits, such as A/D converters, DRAMS, power converters and flash memory controlling circuits, for their high accuracy and temperature independence^[1-3]. The reference voltage is required to be stable over the supply voltage and temperature variations, and also to be implemented without modification of the fabrication process^[1].

A traditional bandgap reference circuit is first-order temperature compensated. It is a weighted sum of negative TC voltage $V_{\rm BE}$, and positive TC voltage $V_{\rm T}$ which is the thermal voltage kT/q. With regard to the nonlinearity of the voltage $V_{\rm BE}$, the TC of first-order temperature compensated references is always limited between 20 and 100 ppm/°C^[3-6]. In order to overcome this limitation, many high-order temperature compensation approaches have been developed, such as the quadratic temperature compensation proposed by Song et al.^[7], the exponential temperature compensation developed by Lee et al.^[3], the piecewise linear curvature correction presented by Rincon-Mora et al.[4,8], and the temperature dependent resistor ratio with a high resistive poly resistor and a diffusion resistor proposed by Leung et al.^[2]. Although the temperature stability of bandgap references has been improved with these techniques, it increases the requirements of precise matching of the current mirror, pre-regulated supply voltage, or high resistive resistance.

In order to avoid the application range limit of the Taylor series expansion used in traditional theory explanations for temperature compensation, the proposed compensation will use the expression of V_{BE} directly. Utilizing voltage to current converters and the voltage current characteristics of a base–emitter junction to realize a compensation item approximately proportional to $V_{\text{T}} \ln T$, a high-order curvaturecompensated CMOS bandgap reference is presented in this paper. It eliminates the impact of the resistance temperature coefficient on the circuit by using resistance ratios.

2. Proposed curvature compensation method

The relationship between collector current and base–emitter voltage $V_{\rm EB}$ of pnp BJTs, which are biased in the forward active region, can be expressed as^[5,9]

$$V_{\rm EB}(T) = V_{\rm G0} - mV_{\rm T} - (\eta - \alpha)V_{\rm T}\ln T,$$
 (1)

where *m* is a temperature-independent constant, α is the order of the temperature dependence of the collector current, $V_{\rm T}$ is the thermal voltage, and $V_{\rm G0}$ is the bandgap voltage of silicon extrapolated to 0 K. $\eta = 4 - n$; η is always between 3 and 4 with the most representative value being $3.45^{[10]}$. The $V_{\rm T} \ln T$ term demonstrates the high-order nonlinearity of $V_{\rm EB}$. As a result, a high-order compensated bandgap reference cannot be achieved by conversional linear compensation only.

A schematic of the proposed curvature compensated bandgap reference is shown in Fig. 1. All the resistances are made of the same material. The proposed bandgap reference can be divided into six parts, as shown in Fig. 1. For convenience of description, the TC of the resistances is ignored temporarily, and the influence of the resistance temperature coefficient on the bandgap reference will be considered at the end of the analysis.

The V-I module shown in Fig. 1 is used to convert voltage signal into relevant current signal, and a schematic of it with bias current source I_{bias} and output stage P1, P2 is shown in Fig. 2. To bias the transistors N1 and N2 in the active region, and make the transistors N1 and N2 have the same W/L ratio, the source voltages of transistors N1 and N2 acquire the same voltage. With regard to Kirchhoff's voltage law, and given $(W/L)_{P2} = X(W/L)_{P1}$, the output current I_{out} can be given by

$$I_{\rm out} = X \frac{V_{\rm DC}}{R}.$$
 (2)

2.1. Startup circuit

Transistor MS is biased in the triode region acting as a large resistance. When the enable signal EN changes to high voltage,

Received 27 May 2009, revised manuscript received 26 August 2009

[†] Corresponding author. Email: zkahou@uestc.edu.cn



Fig. 1. Schematic of the proposed bandgap reference.



2.4. Zero TC current source

Given that $(W/L)_{PA6} = B(W/L)_{PA5}$, and $(W/L)_{PA7} = C(W/L)_{PA1}$, the current of transistor NA3 can be written as

$$I_{3} = B \frac{V_{G0} - mV_{T} - (\eta - \alpha)V_{T} \ln T}{R_{2}} + C \frac{V_{T} \ln N}{R_{1}}.$$
 (5)

The current I_3 can realize zero TC at some temperatures by properly choosing the parameters B, C, N, R_1 and R_2 , whose theory is the same as that of a traditional bandgap voltage circuit. Given that the resistance used in module V-I (2) is R_4 , $(W/L)_{\text{NA4}} = D(W/L)_{\text{NA3}}, (W/L)_{\text{PA9, PA10}} = E(W/L)_{\text{PA8}},$ and X = 1, combining Eqs. (2) and (5), the current of transistor PA11 can be generated as

$$I_{4} = \frac{V_{\rm T}}{R_{4}} \ln \left[DE \left(B \frac{V_{\rm G0} - mV_{\rm T} - (\eta - \alpha)V_{\rm T} \ln T}{R_{3}} + \frac{V_{\rm T} \ln N}{R_{1}} \right) / I_{\rm S4} \right].$$

$$(6)$$

2.5. Negative TC current source II

Given that the resistance used in module V-I (3) is R_5 , $R_5 = FR_4$, $(W/L)_{PA12, PA13} = G(W/L)_{PA1}$, and X = 1, combining the voltage current characteristic of the base–emitter junction with Eq. (2), the current of transistor PA14 can be given by

$$I_{5} = \frac{V_{\rm T} \ln \left(G \frac{V_{\rm T} \ln N}{R_{\rm 1}} / I_{\rm S5} \right)}{F R_{\rm 4}}.$$
 (7)

Because of the negative TC of $V_{\rm EB}$, the TC of current I_5 is negative.

2.6. Current adder

Given that $(W/L)_{PA15} = H(W/L)_{PA14}$, $(W/L)_{PA16} = J(W/L)_{PA11}$, $(W/L)_{PA18} = L(W/L)_{PA17}$, $(W/L)_{PA19} = M(W/L)_{PA5}$, $(W/L)_{NA6} = (W/L)_{NA6A} = K(W/L)_{NA5} = K(W/L)_{NA5A}$, $(W/L)_{PA20} = N(W/L)_{PA1}$, and the emitter area of transistor Q5 is P times larger than that of transistor Q4, with regard to Kirchhoff's current law, and letting



Fig. 2. Schematic of the V-I module.

MS turns on and injects a little current into the drain of transistor NA2 in order to drive the PTAT current source towards the desired stable state.

2.2. Proportional to absolute temperature (PTAT) current source

Given that transistors PA1 and PA2 have the same W/L ratio, and NA1 and NA2 have the same W/L ratio, according to Kirchhoff's voltage law and the voltage current characteristic of base–emitter junction, the current $I_{D (MPA1)}$ can be given by

$$I_{\rm D (MPA1)} = I_{\rm R_1} = \frac{V_{\rm T} \ln N}{R_1}.$$
 (3)

Because the thermal voltage $V_{\rm T}$ is proportional to absolute temperature, the TC of current $I_{\rm D~(MPA1)}$ is constant.

2.3. Negative TC current source I

Given that the resistance used in module V-I (1) is R_3 , $(W/L)_{PA3,PA4} = A(W/L)_{PA1}$, and X = 1, combining Eqs. (1) and (2), the current of transistor PA5 can be expressed as

$$I_2 = \frac{V_{G0} - mV_{T} - (\eta - \alpha)V_{T}\ln T}{R_3}.$$
 (4)



Fig. 3. Layout of the proposed bandgap reference used in a DC–DC converter.

 $KH/F = J = S_1$, $BDEP/G = S_2$ and $CP/G = S_3$, the current I_6 is generated as

$$I_{6} = \frac{S_{1}}{R_{4}} V_{T}$$

$$\times \ln \frac{V_{T} \ln N}{S_{2} \frac{R_{1}}{R_{3}} (V_{G0} + mV_{T} - V_{T} (\eta - \alpha) \ln T) + S_{3} V_{T} \ln N}.$$
(8)

From Eq. (8), it can be noticed that the denominator of the logarithm item can realize first-order curvature compensation by properly selecting the parameters S_2 , S_3 , N, and the ratio of R_1 and R_3 . In this way, the current I_6 can be regarded as a current approximately proportional to $V_T \ln T$.

Using Kirchhoff's current law with transistors PA18, PA19, PA20, resistance R_2 , and combining Eqs. (3), (4), and (8) yields

$$V_{\text{REF}} = \frac{Y_1 R_2}{R_4} V_{\text{T}}$$

$$\times \ln \frac{V_{\text{T}} \ln N}{S_2 \frac{R_1}{R_3} (V_{\text{G0}} + mV_{\text{T}} - V_{\text{T}} (\eta - \alpha) \ln T) + S_3 V_{\text{T}} \ln N}$$

$$+ \frac{Y_3 R_2}{R_1} V_{\text{T}} \ln N + \frac{Y_2 R_2}{R_3} [V_{\text{G0}} - mV_{\text{T}} - (\eta - \alpha) V_{\text{T}} \ln T], \quad (9)$$

where Y_1 , Y_2 and Y_3 are modulation coefficients. If the parameters in Eq. (9) are properly adjusted, the item $Y_3V_T \ln N(R_2/R_1)$ can be eliminated with the item – $Y_2V_Tm(R_2/R_3)$, and the first item can be eliminated with the item – $(\eta - \alpha)V_T \ln TY_2(R_2/R_3)$ at some temperatures. Thereby, the high-order curvature-compensated bandgap reference circuit is realized, and the TC of the output voltage is zero at some temperatures. The capacitance is used to filter some disturbance signals, and stabilize the bandgap reference output voltage.

The above-mentioned analysis does not consider the impact of the resistance temperature coefficient on the bandgap reference circuit. Equation (9) indicates that all the resistances used in the circuit appear in the form of resistances ratios. Therefore, the temperature coefficient of the resistances has



Fig. 4. Photograph of test board.



Fig. 5. Measured temperature dependence of the proposed bandgap voltage reference.

no influence on the reference output voltage by using the same type of resistances. As there are no requirements for the exact value of resistances and device size, except the ratios, the technology will have no impact on the ratios, and the proposed reference can work stably when the parameters are decided by some form of technology.

3. Experimental results and discussion

The proposed bandgap reference shown in Fig. 1 has been implemented in CSMC 0.5- μ m CMOS technology with a minimum emitter size of 5 × 5 μ m². A 10 × 10 μ m² p–n–p transistor, which is 4 times as large as the minimum transistor, was used as a unit transistor to increase matching properties. The threshold voltage of this technology is about $V_{\text{THN}} \approx 0.70 \text{ V}$, $|V_{\rm THP}| \approx 0.95$ V at 0 °C. The layout of the proposed bandgap reference used in a DC-DC converter is shown in Fig. 3. The reference is placed in the white frame. A photograph of the test board used in the measurement is shown in Fig. 4. The chip is placed in the white frame on the right-hand side of the board. The temperature dependence of the reference voltage for different supply voltage values is illustrated in Fig. 5. The output voltage V_{REF} of the proposed bandgap reference has a deviation of 0.078% with temperature ranging from -33 to 167 °C at 3.6 V power supply. The temperature coefficient is 3.9 ppm/°C at 3.6 V and the maximum temperature coefficient is 5.1 ppm/°C with power supply ranging from 2.7 to 5 V.

$T_{111} = 1$	·····	· C 1 · · · · · · · · 1	1 1	· 1/ · · · · · · · · · · · · · · ·
Table 1 Summary of the	performance	of the proposed	panagap v	<i>intage</i> reference
ruere n. summary er me	periornanee	or the proposed	oundBup ,	ondge rererenee.

		[7]	- [2]		[0]
Reference	Proposed	Song <i>et al</i> .[/]	Lee <i>et al.</i> $[3]$	Rincon-Mora <i>et al.</i> ^[8]	Leung et al. ^[2]
Technology	CSMC 0.5 μ m CMOS	CMOS	BiCMOS	BiCMOS	CMOS
Supply voltage (V)	2.7 3 5	± 5	5	1.1 (min)	2 3 4
Supply current (μA)	42 (max)	1200	74	15 (min)	23 (max)
VREF (V)	1.2655 ± 0.0007	1.192	1.264	0.595	1.142 ± 0.00285
TC (ppm/°)C	4.3 3.9 5.1	25.6	8.9	< 20	5.3 6.1 2.6
Line regulation (mV/V)	0.174 @ −33 °C,	_	_	408 ppm/V	±1.25 @ 0 °C,
	0.174 @ 30 °C,				±1.43 @ 27 °C,
	0.043 @ 70 °C,				±1.35 @ 100 °C
	0.304 @ 167 °C				
PSRR (dB)	–72 @ 10 Hz,	-55	-73	_	–47 @ 10 Hz
	–63 @ 1 kHz,				–20 @ 1 kHz
	–54 @ 10 kHz				–10 @ 10 MHz
Chip area (mm ²)	0.073	2.258	0.044	0.223	0.057



Fig. 6. Measured supply voltage dependence of the proposed bandgap voltage reference under different temperatures.

The measured supply dependence at -33, 30, 70, and 167 °C is shown in Fig. 6. The output voltage deviation of the proposed bandgap reference is within 0.7 mV when the power supply voltage changes from 2.7 to 5 V, and the line regulation is less than 0.304 mV/V in the temperature range from -33 to 167 °C.

Table 1 summarizes a brief comparison of the results of the proposed bandgap reference and other voltage references reported in the literature to show the improvements of the proposed structure.

4. Conclusion

Based on the expression of $V_{\rm EB}$ directly avoiding the application range limit of the Taylor series expansion, a high precision high-order curvature compensated CMOS bandgap voltage reference has been proposed and implemented with CSMC 0.5- μ m CMOS technology. Utilizing a compensation item proportional to $V_{\rm T}$ In T to compensate the high-order TC of $V_{\rm EB}$, a high-order curvature-compensated CMOS bandgap voltage reference dissipating a maximum supply current of 42 μ A is presented by artful use of simple circuit structures. With the improvement mentioned above, the temperature coefficient of the proposed circuit is 3.9 ppm/°C over a temperature range of -33 to 165 °C at 3.6 V power supply. The output reference voltage achieves 72 dB PSRR with 3.6 V power supply at room temperature, and exhibits a line regulation of better than 0.304 mV/V. Although the proposed circuit is realized with the standard CMOS process in this paper, this novel curvature-correcting scheme can be used in almost any process technology yielding reliable temperature compensation. The additional circuitry required for this correction is compact and is easily implemented. The architecture also lends itself to versatile trimming procedures. The proposed bandgap reference is well suited for many mixed-signal systems because of its high precision and high performance.

References

- Weng R M, Hsu X R, Kuo Y F. A 1.8-V high-precision compensated CMOS bandgap reference. IEEE Conference on Electron Devices and Solid-State Circuits, 2005: 271
- [2] Leung K N, Mok P K T, Leung C Y. A 2-V 23-μA 5.3-ppm/°C curvature-compensated CMOS bandgap voltage reference. IEEE J Solid-State Circuits, 2003, 38: 561
- [3] Lee I, Kim G, Kim W. Exponential curvature compensated BiC-MOS bandgap references. IEEE J Solid-State Circuits, 1994, 29: 1396
- [4] Rincon-Mora G A. Voltage references from diodes to precision high-order bandgap circuits. IEEE Press, Wiley Interscience, 2002
- [5] Gray P, Hurst P J, Lewis S H, et al. Analysis and design of analog integrated circuits. 4th ed. Wiley, 2001
- [6] Chen J, Ni X, Mo B. A curvature compensated CMOS bandgap voltage reference for high precision applications. 7th International Conference on ASIC, 2007
- [7] Song B S, Gray G P R. A precision curvature compensated CMOS bandgap reference. IEEE J Solid-State Circuits, 1983, 18(6): 634
- [8] Rincon-Mora G A, Allen P E. A 1.1-V current mode and piecewise linear curvature corrected bandgap reference. IEEE J Solid-State Circuits, 1998, 33: 1551
- [9] Tsividis Y P. Accurate Analysis of temperature effects in I_C-V_{BE} characteristics with application to bandgap reference sources. IEEE J Solid-State Circuits, 1980, 15: 1076
- [10] Filanovsky I M, Chan Y F. BICMOS cascaded bandgap voltage reference. IEEE 39th Midwest Symposium on Circuits and Systems, 1996, 2: 943