# Monte Carlo analysis of a low power domino gate under parameter fluctuation\*

Wang Jinhui(汪金辉)<sup>1,†</sup>, Wu Wuchen(吴武臣)<sup>1</sup>, Gong Na(宫娜)<sup>2</sup>, Hou Ligang(侯立刚)<sup>1</sup>, Peng Xiaohong(彭晓宏)<sup>1</sup>, and Gao Daming(高大明)<sup>1</sup>

(1 VLSI and System Laboratory, Beijing University of Technology, Beijing 100124, China)

(2 Department of Computer Science and Engineering, State University of New York at Buffalo, Buffalo 14260, NY, USA)

**Abstract:** Using the multiple-parameter Monte Carlo method, the effectiveness of the dual threshold voltage technique (DTV) in low power domino logic design is analyzed. Simulation results indicate that under significant temperature and process fluctuations, DTV is still highly effective in reducing the total leakage and active power consumption for domino gates with speed loss. Also, regarding power and delay characteristics, different structure domino gates with DTV have different robustness against temperature and process fluctuation.

**Key words:** domino gate; temperature and process fluctuation; effectiveness **DOI:** 10.1088/1674-4926/30/12/125010 **EEACC:** 1130B; 1265

## 1. Introduction

Dynamic circuits, in particular domino gates, are often applied in high speed digital circuits due to their fast evaluation and small area merits<sup>[1–3]</sup>. However, as technology scales down, the leakage power of domino logic increases exponentially with the scaling of the threshold voltage ( $V_t$ ) and gate oxide thickness ( $t_{ox}$ ). By the sub-65nm generation, leakage power may constitute as much as 50% of the total power consumption<sup>[4, 5]</sup>.

The dual threshold voltage technique (DTV)<sup>[6]</sup> is one of most popular techniques to suppress leakage power. However, as the technology scales down below 65 nm node, the increasing die-to-die and within-chip fluctuations bring a great challenge to low power techniques, including DTV. Two main contributors to fluctuations are changed in process parameters and changed in operating temperatures. Also, the exponential relation between the sub-threshold leakage current, which dominates in total leakage current, and temperature makes the effect of process fluctuations vary with temperature. Therefore, there exists the need to investigate the effectiveness of DTV under process and temperature fluctuations to help designers judge whether the DTV application in circuits could meet the frequency-leakage requirements in the sub-65 nm era. Many researchers have utilized the Monte Carlo method to analyze the effectiveness of DVT with fluctuations. But some of them only focus on one fluctuation and ignore the relations of two fluctuations<sup>[7]</sup>. Others analyze process fluctuations only under the worst case temperature and fail to consider the uniform change of temperature in practice<sup>[4,8]</sup>. In this paper, utilizing the multiple-parameter Monte Carlo method, the effectiveness of DTV in low power domino logic is analyzed in the presence of simultaneous fluctuations of process and temperature.

## 2. Dynamic circuits with DTV

DTV could suppress the leakage power efficiently and therefore it has been applied widely in VLSI design<sup>[6]</sup>. As can be seen from Fig. 1, taking the domino OR gates with DTV as an example, the critical signal transitions determining the domino circuit delay occur along the evaluation path. In a dual  $V_{\rm t}$  domino circuit, therefore, all of the transistors, activated during the evaluation phase (Nclk, N1, ..., Nn, Pr), have a low  $V_{\rm t}$ . Alternatively, the precharge/predischarge phase transitions (P1, P2, Nr) are not critical for the performance of a domino circuit and they are high  $V_t$  transistors<sup>[9]</sup>. It is operated as follows. In the precharge phase, the clock is set low. P1 is turned on. The evaluation phase begins when the clock is set high. P1 is cut off. Provided that the necessary input combination to discharge the evaluation node is applied, the circuit evaluates and the dynamic node is discharged to ground. Otherwise, the high state of the dynamic node will be preserved until the following precharge phase<sup>[10]</sup>.

In the idle stage, the leakage power of domino circuits is produced by leakage current which is dominated by the sub-threshold leakage current, which can be expressed by Eq.  $(1)^{[11]}$ . In the active stage, the active power of domino circuits also contains two parts: the dynamic switching power and the leakage power.

$$I_{\rm sub} = u_{\rm eff} \frac{W_{\rm eff}}{L_{\rm eff}} \sqrt{\frac{q\varepsilon_{\rm si}N_{\rm ch}}{2\phi_{\rm s}}} V_{\rm T}^2 \exp\left(\frac{V_{\rm gs} - V_{\rm t}}{nV_{\rm T}}\right) \left[1 - \exp\left(-\frac{V_{\rm ds}}{V_{\rm T}}\right)\right],\tag{1}$$

where  $u_{\text{eff}}$ ,  $W_{\text{eff}}$ ,  $L_{\text{eff}}$ ,  $\varepsilon_{\text{si}}$ ,  $N_{\text{ch}}$ ,  $\phi_{\text{s}}$ , and  $V_{\text{T}}$  are effective carrier mobility, effective channel width, effective channel length, thermal voltage, permittivity of silicon, effective channel doping, surface potential and sub-threshold swing, respectively.

<sup>\*</sup> Project supported by the PhD Student Innovation Program of Beijing University of Technology (No. bcx-2009-015).

<sup>†</sup> Corresponding author. Email: wangjinhui888@emails.bjut.edu.cn Received 5 June 2009, revised manuscript received 9 July 2009



Fig. 1. Domino OR gates: (a) Domino gate with low  $V_t$ ; (b) Domino gate with dual  $V_t$ .

From Eq. (1), it can be seen that the sub-threshold leakage current decreases exponentially with increasing  $V_t$ . Thus, DTV can lower both the leakage and active power.

#### 3. Temperature and process fluctuations

Process fluctuations occur due to proximity effects in photolithography, non-uniform conditions during deposition, random dopant fluctuation, etc.<sup>[12]</sup>. These cause fluctuations in parameters such as channel length, width, oxide thickness, as well as dopant concentrations, and result in fluctuations in  $V_t$  which determines the delay and the leakage of the circuits. Among the fluctuations in transistor parameters, fluctuations in gate length and threshold voltage are found to have the most significant impacts on circuit performance and power consumption<sup>[7]</sup>. The standard deviation of the intrinsic threshold voltage for long channel devices is analytically modeled as:

$$\sigma V_{\rm t} = \frac{q}{t_{\rm ox}} \sqrt{\frac{N_{\rm ch} W_{\rm DEP}}{3WL}},\tag{2}$$

where q is the charge,  $t_{ox}$  is the gate oxide capacitance,  $N_{ch}$ is the weighted doping concentration,  $W_{\text{DEP}}$  is the channel depletion width, and W and L are the channel width and gate length, respectively. This equation is derived for long channel devices which do not exhibit short channel effects. As shown in Eq. (2), the fluctuation in threshold is caused by the doping non-uniformity and is proportional to the square root of doping concentration and inversely proportional to the square root of device gate length and channel width.

In nanometer technologies, the shorter device gate length reduces the effective threshold voltage to

$$V_{\rm th} = V_{\rm th0} - \Delta V_{\rm th} \left( V_{\rm th\_roll\_off} \right) - \Delta V_{\rm th} \left( {\rm DIBL} \right), \qquad (3)$$

where  $V_{\text{th0}}$  is the intrinsic threshold voltage,  $\Delta V_{\text{th}}(V_{\text{th_roll_off}})$ and  $\Delta V_{\rm th}({\rm DIBL})$  are the drop in threshold voltage due to the short channel effect and DIBL, respectively. The relation between the gate length and threshold roll-off and DIBL is exponential and thus when there are fluctuations in gate length, the net effect increases fluctuation in threshold voltage.

Changes in the operating temperature occur due to power dissipation in the form of heat. On-chip thermal fluctuations

have a significant bearing on the mobility of electrons and holes, as well as the threshold voltage of the devices. An increase in the operating temperature causes the mobility to decrease, thereby decreasing the on-current, which, in turn, can reduce the speed of the circuit. Further, elevated temperatures also lead to an increase in the leakage current<sup>[13]</sup>. The impact of temperature fluctuations on the leakage current and  $V_t$  in a MOSFET is identified utilizing BSIM4 MOSFET equations.  $V_{\rm t}$  and  $u_{\rm eff}$  of a MOSFET are<sup>[14]</sup>: NMOS:

$$V_{\rm t}(T) = V_{\rm t}(T_0) + \left({\rm KT1} + \frac{{\rm KT1L}}{L_{\rm eff}} + V_{\rm bseff}{\rm KT2}\right) \left(\frac{T}{T_0} - 1\right).$$
(4)

PMOS:

$$V_{t}(T) = V_{t}(T_{0}) - \left(\mathrm{KT1} + \frac{\mathrm{KT1L}}{L_{\mathrm{eff}}} + V_{\mathrm{bseff}}\mathrm{KT2}\right) \left(\frac{T}{T_{0}} - 1\right), (5)$$

$$u_{\mathrm{eff}}(T) = \left[U_{0}\left(\frac{T}{T_{0}}\right)^{U_{\mathrm{tc}}}\right] \left\{1 + \left(\frac{V_{\mathrm{gsteff}} + 2V_{\mathrm{t}}(T)}{T_{\mathrm{OXE}}}\right)^{2} U_{\mathrm{b}}(T) + \left[U_{\mathrm{c}}(T) V_{\mathrm{bseff}} + U_{\mathrm{a}}(T)\right] \left(\frac{V_{\mathrm{gsteff}} + 2V_{\mathrm{t}}(T)}{T_{\mathrm{OXE}}}\right)\right\}^{-1}, (6)$$

where KT1, KT1L, KT2,  $V_{\text{bseff}}$ ,  $U_0$ ,  $U_{\text{te}}$ ,  $T_{\text{OXE}}$ ,  $U_a$ ,  $U_b$ ,  $U_c$ ,  $T_0$ , and T are the temperature coefficient for threshold voltage, channel length dependence of the temperature coefficient for threshold voltage, body-bias coefficient of threshold voltage temperature effect, effective substrate bias voltage, mobility at the reference temperature, mobility temperature exponent, electrical gate-oxide thickness, first order mobility degradation coefficient, second order mobility degradation coefficient, body effect of mobility degradation coefficient, reference temperature, and the operating temperature, respectively. KT1, KT1L, and KT2 are constant empirical parameters while  $U_{\rm a}, U_{\rm b}$ , and  $U_{\rm c}$  are temperature dependent. Equations (1), (4), (5), and (6) indicate that temperature fluctuation leads to fluctuation of  $V_t$  which determines the delay and the leakage of the circuits.

### 4. Monte Carlo analysis

In this section, a quantitative analysis is provided to investigate the effectiveness of DTV in suppressing the power

Table 1. Parameter of devices.					
Technology node	45 nm				
	Low V <sub>t</sub>	High $V_{\rm t}$			
NMOS threshold voltage (V)	0.22	0.35			
PMOS threshold voltage (V)	-0.22	- 0.35			
Supply voltage (V)	0.8	0.8			

consumption of domino gates under temperature and process fluctuations. Domino circuits with different structures of the pull-down networks (PDN), such as 2-input, 4-input, 8-input, and 16-input domino OR gate (OR2, OR4, OR8, and OR16, respectively), 2-input and 8-input domino AND gates (AND2 and AND8), 2-bit and 16-bit domino multiplexer (MUX2 and MUX16), are employed as the benchmark circuits. They are simulated based on 45 nm BSIM4 models<sup>[15]</sup> by the HSPICE tool. Each domino gate drives a capacitive load of 8 fF. The parameters of devices are listed in Table 1. All gates are tuned to operate at 1 GHz clock frequency and *W/L* in PDN is set to 5–  $20^{[16]}$ . When simulating the leakage power, all of the domino OR gates are set in the CHIH (clock=1, In\_1= In\_2=... In\_n = 1) state, which can ensure that every gate is in the lowest leakage state<sup>[6]</sup>.

To evaluate the impact of process and temperature fluctuations on the effectiveness of DTV, process and temperature fluctuation-sensitive power and speed characteristics of domino circuits with DTV are evaluated using multipleparameter Monte Carlo analysis. In our simulation, three important process parameters to influence the performance of the MOSFET are considered: gate length ( $L_{gate}$ ), channel doping concentration ( $N_{ch}$ ), and gate oxide thickness ( $t_{ox}$ ). These parameters are all assumed to have normal Gaussian statistical distributions with a three sigma ( $3\sigma$ ) fluctuation of 10%. In addition, temperature is assumed to have uniform distribution and varies from the normal value (75 °C) by ±50 °C. 1000 Monte Carlo simulations are run to evaluate the power and delay distribution of different domino gates.

Taking the 4-input dual  $V_t$  OR gate as an example, its leakage power, active power and delay characteristics in the presence of process and temperature fluctuations are shown in Fig. 2. As can be seen, the leakage power distribution curves of the low  $V_t$  and dual  $V_t$  domino OR gates cross at 388 nW. Leakage power consumption of 88% of the samples with DTV is lower than 388 nW. Alternatively, 70% of the samples with the low  $V_t$  transistors consume leakage power higher than 388 nW. These results indicate that DTV is highly effective in reducing the total leakage power consumption even under significant process and temperature fluctuations. Also, two active power distribution curves intersect at 15  $\mu$ W. The active power consumption of 91% of the dual  $V_t$  samples is lower than 15  $\mu$ W and 90% of the low V<sub>t</sub> samples consume active power higher than 15  $\mu$ W. This is because the active power consists of the switching power and the leakage power and DTV can be effective in suppressing leakage power, thereby reducing the



Fig. 2. Leakage power, active power and delay distribution of 4-input dual  $V_t$  domino OR gate.

total active power.

As can also be seen from Fig. 2, the delay of all 4-input OR sample gates (100%) with DTV is lower than 490 ps, while that of all low  $V_t$  samples (100%) is higher than 490 ps. Obviously, under the effect of temperature and process fluctuations, the inferior speed characteristics of the high  $V_t$  transistors in circuit with DTV still induce the speed penalty, expressed as<sup>[9]</sup>

$$v \propto \frac{V_{\rm dd}^{0.3} \left(1 - V_t / V_{\rm dd}\right)^{1.3}}{t_{\rm ox}^{0.5}},$$
 (7)

where v is the speed of the transistor, and other parameters have their usual meanings. Equation (7) shows that v decreases greatly as  $V_t$  increases.

Table 2 lists the leakage power, active power and delay characteristics of OR2, OR4, OR8, OR16, AND2, AND8, MUX2, and MUX16 domino gates. As indicated, with an increasing number of the inputs, the values of the point of intersection of the leakage power, active power and delay all increase gradually. As to leakage power and active power, over 50% samples of all of the dual  $V_t$  domino gates are smaller than the cross, and alternatively over 50% samples of all of the low  $V_t$  domino gates are lager than the cross. Therefore, under the effect of temperature and process fluctuations, DTV is still quite effective in reducing the total leakage and active power consumption for all styles of domino gates with speed loss.

The average and standard deviations (SD) of dual  $V_t$  and low  $V_t$  domino gates are listed in Table 3. The average/SD

Table 2. Distribution of leakage power, active power and delay of the domino gates (L: leakage power; A: active power; D: delay).

Gate	Cross			Dual V <sub>t</sub>		Low V <sub>t</sub>			
	L(nW)	$A(\mu W)$	<i>D</i> (ps)	L < Cross/%	A < Cross/%	D > Cross/%	L > Cross/%	A > Cross/%	D < Cross/%
OR2	279	13	480	93	77	100	72	70	100
OR4	388	15	490	88	91	100	70	90	100
OR8	611	16	530	86	74	100	70	66	100
OR16	938	19	540	65	66	100	60	79	100
AND2	705	19	591	82	87	100	61	64	100
AND8	2021	20	676	69	61	100	52	90	100
MUX2	388	22	460	88	86	100	70	95	100
MUX16	1650	23	632	63	96	100	61	94	100

Table 3. The average and standard deviations (SD) of the domino gates (L: leakage power; A: active power; D: delay).

Gate (Average/SD)	Dual V <sub>t</sub>			Low V <sub>t</sub>		
	L (nW)	$A(\mu W)$	D (ps)	L (nW)	$A(\mu W)$	<i>D</i> (ps)
OR2	195/72.0 = 2.70	13/0.94 = 13.83	589/34.8 = 16.91	590/371 = 1.58	15.4/1.1 = 14.00	425/15.2 = 28.00
OR4	286/115 = 2.49	13.1/0.9 = 14.89	598/35.4 = 16.91	682/394 = 1.73	16.2/1.1 = 15.12	417/15.1 = 27.64
OR8	467/200 = 2.33	15.0/1.0 = 15.03	656/45.6 = 15.07	865/450 = 1.92	17.2/1.1 = 15.54	446/12.2 = 36.68
OR16	913/411 = 2.22	18.7/1.2 = 16.22	489/32.7 = 17.97	1338/625 = 2.14	21.0/1.2 = 18.23	315/12.2 = 25.85
AND2	583/253 = 2.30	18.1/1.00 = 18.1	683/29.5 = 23.19	984/491 = 2.01	20.2/1.84 = 10.99	450/11.0 = 40.90
AND8	1939/868 = 2.23	19.6/2.00 = 9.79	787/25.8 = 30.47	2398/1089 = 2.20	23.5/2.6 2 = 8.98	584/15.6 = 37.27
MUX2	285/114 = 2.49	21.9/0.89 = 24.5	532/28.8 = 18.45	685/398 = 1.72	24.4/1.01 = 23.10	409/16.10 = 25.37
MUX16	1711/754 = 2.27	21.5/0.87 = 24.61	544/36.8 = 14.78	2.64/934 = 2.21	24.8/1.11 = 22.28	362/12.75 = 28.43

values of the leakage power of all the dual  $V_t$  gates are larger than those of the low  $V_t$  gates, which shows that DTV can sustain the availability of suppressing leakage power with process and temperature fluctuation.

As can also be seen from Table 3, the average/SD values of delay of all domino gates with DTV are less than those of the low  $V_t$  gates and therefore DTV could weaken the immunity of the domino gates to process and temperature fluctuation regarding the delay characteristics.

In addition, as to domino OR gates with DTV, the average/SD values of active power are less than those of the low  $V_t$ OR gates, but the average/SD values of active power of AND and MUX gates with DTV are larger than those of the low  $V_t$ gates. This is because in the PDN of AND and MUX gates, the transistors are cascaded and thereby produce a stack effect to lower the leakage power, which improves the robustness of domino gates against the effects of process and temperature fluctuation.

## 5. Conclusion

Effectiveness of the DTV in domino logic design is analyzed based on a multiple-parameter Monte Carlo simulation. Simulation results indicate that DTV is highly effective in reducing the total leakage and active power consumption for domino gates with speed loss under significant temperature and process fluctuations. DTV can also sustain the availability of suppressing leakage power in domino gates with different structures. However, DTV could weaken the immunity of the domino gates to process and temperature fluctuation regarding the delay characteristics. As to the active power, the domino AND and MUX gates with DTV have more robustness against process and temperature fluctuation than domino OR gates.

#### References

- Ratnayake R, Kavcic A, Wei G Y. A high-throughput maximum a posteriori probability detector. IEEE J Solid-State Circuits, 2008, 43(8): 1846
- [2] Wijeratne S B, Siddaiah N, Mathew S K, et al. A 9-GHz 65nm Intel<sup>®</sup> Pentium 4 processor integer execution unit. IEEE J Solid-State Circuits, 2007, 42(1): 26
- [3] Rusu S, Singer G. The first IA-64 microprocessor. IEEE J Solid-State Circuits, 2000, 35(11): 1539
- [4] Liu Z, Kursun V. Leakage power characteristics of dynamic circuits in nanometer CMOS technologies. IEEE Trans Circuits Syst II, 2006, 53(8): 692
- [5] Wang Jinhui, Gong Na, Feng Shoubo, et al. A novel p-type domino AND gate design in sub-65 nm CMOS technologies. Chinese Journal of Semiconductors, 2007, 28(11): 1818
- [6] Kao J T, Chandrakasan A P. Dual threshold voltage techniques for low-power digital circuits. IEEE J Solid-State Circuits, 2000, 35(7): 1009
- [7] Tsai Y F, Vijaykrishnan N, Xie Y, et al. Influence of leakage reduction techniques on delay/leakage uncertainty. 18th International Conference on VLSI Design, 2005: 374
- [8] Tschanz J, Bowman K, De V. Fluctuation-tolerant circuits: circuit solutions and techniques. Proceedings of the 42nd Annual

Conference on Design Automation, 2005: 762

- [9] Gong Na, Guo Baozeng, Lou Jianzhong, et al. Analysis and optimization of leakage current characteristics in sub-65 nm dual Vt footed domino circuits. Microelectron J, 2008, 39(9): 1149
- [10] Kursun V, Friedman E G. Sleep switch dual threshold voltage domino logic with reduced standby leakage current. IEEE Trans VLSI Syst, 2004, 12(5): 485
- [11] Taur Y, Ning T H. Fundamentals of modern VLSI devices. Cambridge: Cambridge University, 1998
- [12] Boning D, Nassif S. Design of high performance microprocessor circuits. Piscataway, NJ: IEEE Press, 2000
- [13] Kumar S V, Kim C H, Sapatnekar S S. Body bias voltage

computations for process and temperature compensation. IEEE Trans VLSI Syst, 2008, 16(3): 249

- [14] Xi X, Dunga M, He J, et al. BSIM4.3.0 MOSFET model–user manual. Department of Electrical and Computer Engineering, University of California, Berkeley, 2003
- [14] Predictive technology model (PTM). http://www.eas.asu.edu/ ~ptm
- [15] Wang Jinhui, Gong Na, Hou Ligang, et al. Charge selfcompensation technology research for low power and high performance domino circuits. Journal of Semiconductors, 2008, 29(7): 1412