Improvements to the extraction of an AlGaN/GaN HEMT small-signal model*

Pu Yan(蒲颜)[†], Pang Lei(庞磊), Wang Liang(王亮), Chen Xiaojuan(陈晓娟), Li Chengzhan(李诚瞻), and Liu Xinyu(刘新宇)

(Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China)

Abstract: The accurate extraction of AlGaN/GaN HEMT small-signal models, which is an important step in largesignal modeling, can exactly reflect the microwave performance of the physical structure of the device. A new method of extracting the parasitic elements is presented, and an open dummy structure is introduced to obtain the parasitic capacitances. With a Schottky resistor in the gate, a new method is developed to extract R_g . In order to characterize the changes of the depletion region under various drain voltages, the drain delay factor is involved in the output conductance of the device. Compared to the traditional method, the fitting of S_{11} and S_{22} is improved, and f_T and f_{max} can be better predicted. The validity of the proposed method is verified with excellent correlation between the measured and simulated *S*-parameters in the range of 0.1 to 26.1 GHz.

Key words: AlGaN/GaN HEMT; small-signal model; Schottky resistor; drain delay DOI: 10.1088/1674-4926/30/12/124003 EEACC: 2520D

1. Introduction

Developments in wireless communications have drastically increased the need for high-power, high efficiency, linear, low-cost, monolithic solid-state amplifiers in the 1–100 GHz frequency range^[1–3]. The design of power amplifiers for communication systems based on AlGaN/GaN HEMT requires an accurate large-signal model. In bottom-up modeling techniques, an accurate evaluation of the equivalent small-signal model is the foundation of the large-signal model, and then an efficient method is required to extract the parasitic elements of the device for the small-signal model, which also supports the basic parameters for the noise model.

Approaches to small-signal modeling have been presented in many papers; the first detailed small-signal model extraction procedure of FETs was proposed by Dambrine *et al.*^[4], and subsequent researchers developed the method according to particular materials, different device structures and more fields of application^[5–8]. The difficulty lies in obtaining physically meaningful parameters and suppressing negative values according to the structure of the device. An improved method is presented in this paper: we discuss the extraction of parasitic capacitance with the open dummy method, a new method to extract R_g and the effects of the drain delay factor, which are meaningful for small-signal models of GaN HEMTs.

2. Device structure and fabrication

The layer structure of the device used in the study was grown on a semi-insulating 4H-SiC substrate. The epitaxial layer consists of a 3 μ m unintentionally doped GaN buffer

layer, a 1 nm AlN spacer layer, a 25 nm Al_{0.2}Ga_{0.8}N barrier layer, and 3 nm GaN on top. The device has a 0.25 μ m gate length and 140 μ m (35 × 4) gate width T-shaped AlGaN/GaN HEMT. An average electron mobility of 1250 $cm^2/(V \cdot s)$ and a sheet carrier density of $1.4 \times 10^{13} cm^{-2}$ were obtained by room-temperature Hall measurement. The Al-GaN/GaN HEMT fabrication commenced with metallizing by high-vacuum evaporation in drain and source; ohmic contacts were formed by depositing the metals Ti/Al/Ti/Au followed by rapid thermal annealing (RTA) at 870 °C for 50 s in N₂ ambient. All of these steps above resulted in a low ohmic contact resistivity of $10^{-6} \Omega \cdot cm^2$. After ion implantation, SiN film used for passivation was grown by PECVD, and a gate recess was etched using a fluorine-based and subsequent chlorine-based ICP process. Then, a T-Schottky gate was formed by Ni/Au evaporation and the subsequent lift-off process. Finally, Au air bridges were deposited by electroplating in order to connect all the source areas.

3. Extraction procedure

Based on the AlGaN/GaN HEMT device structure, an improved method is proposed to extract small-signal model parameters. Since this method is a direct extraction and not an optimization, we can obtain original values of the equivalent circuit elements which reflect the real physical meanings of the device characteristics. The complete equivalent topology is given below in Fig. 1. R_g , R_d and R_s are access resistors including ohmic contact, L_g , L_d and L_s are parasitic inductors in series with the resistors, C_{pgd} , C_{pg} and C_{pd} are parasitic pad capacitances, C_{gs} , C_{gd} are capacitances modeling the changes in the depletion region with variation of the bias voltage, while

Project supported by the National Basic Research Program of China (No. 2002CB311903) and the Key Program of the Chinese Academy of Sciences (No. KGCX2-SW-107).

[†] Corresponding author. Email: puyan_66721@hotmail.com Received 14 June 2009, revised manuscript received 15 July 2009



Fig. 1. Equivalent topology of AlGaN/GaN HEMTs.



Fig. 2. Equivalent circuit of the open dummy structure.

 $C_{\rm ds}$ is the drain source capacitance modeling the geometric capacitance effects between the drain and source electrodes, $R_{\rm i}$ is the intrinsic resistance under the gate between the channel and source, $g_{\rm m}$ is the transconductance with the delay factor τ , and $g_{\rm ds}$ is the output conductance with the drain delay factor $\tau_{\rm ds}$.

3.1. Parasitic capacitance extraction

An open dummy structure is introduced to extract the parasitic capacitances. The dummy device was fabricated on the same wafer and had the same layout structure without an active region. Figure 2 shows the equivalent circuit of the passive device; the values of the three capacitances can be solved by Eqs. (1)-(3) from the imaginary part of the *Y* parameters.

$$\operatorname{Im}(Y_{11}) = \omega(C_{\rm pg} + C_{\rm pgd}),\tag{1}$$

$$Im(Y_{12}) = Im(Y_{12}) = -\omega C_{pgd},$$
 (2)

$$Im(Y_{22}) = \omega(C_{pd} + C_{pgd}). \tag{3}$$

3.2. Parasitic resistor and inductance extraction

The parasitic capacitances were first evaluated and deembedded, and the next step was to extract the resistors and inductances in series. When $V_{ds} = 0$ V, $V_{gs} > V_{th}$, the channel can be equivalent to a distributed RC network and the equivalent circuit can be simplified as shown in Fig. 3. The R_{dy} and C_g are the Schottky resistor and capacitance which characterize the Schottky effects at the gate, while R_{ch} and C_{ds} account for the channel resistor and drain source capacitance. The transmission line method is used to model the region under the gate^[9], and the Schottky capacitance and drain–source capacitance can be neglected in high frequency conditions, so



Fig. 3. Equivalent circuit with $V_{ds} = 0$ V, $V_{gs} > V_{th}$.

the simplified Z parameters of Fig. 3 are expressed as follows:

$$Z_{11} = R_{\rm s} + R_{\rm g} + R_{\rm dy} + \alpha_{\rm g} R_{\rm ch} + j\omega(L_{\rm s} + L_{\rm g}), \qquad (4)$$

$$Z_{12} = Z_{21} = R_{\rm s} + \alpha R_{\rm ch} + j\omega L_{\rm s}, \qquad (5)$$

$$Z_{22} = R_{\rm s} + R_{\rm d} + 2\alpha R_{\rm ch} + j\omega(L_{\rm s} + L_{\rm d}).$$
(6)

 $\alpha_{\rm g}$ and α represent the fraction of gate current flowing through the channel. For a symmetric device they always can be set to 1/3 and 1/2. A method is adopted to calculate the Schottky resistor $R_{\rm dy}$. Two S parameters at $V_{\rm ds} = 0$, $V_{\rm gs} > 0$ are needed, and two very close $V_{\rm gs1}$ and $V_{\rm gs2}$ are chosen to make the $I_{\rm gs}$ smaller than 10 mA, which assures that the ideality factor is in the range of allowable error; the ideality factor can be calculated from Eq. (7). $R_{\rm dy}$ is then found from Eq. (8), and all the resistors and inductors can be obtained from the real and imaginary parts of the Z parameters.

$$n = \frac{\operatorname{Re}(Z_{11}^1) - \operatorname{Re}(Z_{11}^2)}{kT/(qI_g^1 - qI_g^2)},$$
(7)

$$R_{\rm dy} = \frac{nkT}{qI_{\rm g}},\tag{8}$$

where n is the ideality factor, k is the Boltzmann constant, and T is the temperature.

3.3. Intrinsic element extraction

Intrinsic element values can be determined from the measured intrinsic Y parameters of the device after de-embedding the external parasitic parameters^[10]. Compared to the traditional intrinsic Y parameters, the drain delay factor τ_{ds} is introduced to characterize the time delay of g_{ds} as shown in Eq. (9). The delay of g_m is the transit time that the electrons drift the efficient length of channel. τ_{ds} is a function of drain voltage and frequency conditions, which is the time required for electrons to traverse the depletion region between the gate and drain.

Table 1. Extracted capacitances with open dummy structure.

Parameter	Value
$C_{ m pg}$	9.96 fF
$C_{ m pd}$	13.04 fF
$C_{ m pgd}$	2.34 fF



Fig. 4. Relationship between R_{dy} and frequency.

$$Y_{22} = g_{ds}e^{-j\omega\tau_{ds}} + j\omega(C_{gd} + C_{ds})$$

= $g_{ds}\cos\omega\tau_{ds} + j(\omega C_{gd} + \omega C_{ds} - g_{ds}\sin\omega\tau_{ds})$
= $g_{ds}\left[1 - \frac{(\omega\tau_{ds})^2}{2}\right] + j\omega(C_{gd} + C_{ds} - g_{ds}\tau_{ds})$
 $\approx g_{ds} + j\omega(C_{gd} + C_{ds} - g_{ds}\tau_{ds}).$ (9)

 $\tau_{\rm ds}$ cannot be obtained directly, but we can get $g_{\rm ds}$ and $\tau_{\rm ds}$ from the real part and imaginary part of Y_{22} with Euler's formula and limit approximation as $\omega \tau_{\rm ds} \ll 1$.

4. Analysis and results

The traditional extraction of parasitic capacitance is based on the "cold FET" method^[4,7], but sometimes there exist negative values of C_{pg} or C_{pd} , because the equivalent capacitances in the depletion have not reach an agreement, and assumption of the gate capacitances under zero drain bias and pinch-off gate voltage may be not enough. The sequence of the extraction is another problem, and the probe in contact with the pad creates a small inductance, so L_{g} and L_{d} are deembedded first^[4] which is difficult to realize according to the measurement limit and calculation. In this paper, C_{pg} and C_{pd} are de-embedded first, and the negative capacitance reflects inductance, so the change may be the issue. The measurement uncertainty can also cause negative values. The open dummy method is a simple and efficient way to obtain the parasitic elements, which also gets rid of the negative values of capacitance to ensure extracted values with definite physical meaning. The parameter values by this method are shown in Table 1.

Accurate values of the parasitic resistors and inductors are very important, as some of them have a great effect on the results. The gate resistor R_g results from the metallization resistance of the gate Schottky contact, and the author found that accurate extraction of R_{dy} has great effects on R_g , which



Fig. 5. Comparison fitting of S_{11} with (a) the traditional and (b) improved methods. The solid line is the simulated curve, and the circles are the measured curve.

Table 2. Extracted resistors and inductors of $4 \times 35 \,\mu m$ GaN HEMT.

Parameter	Value
$R_{ m g}$	4.08 Ω
$R_{ m d}$	0.5 Ω
$R_{\rm s}$	4.0 Ω
$R_{ m dy}$	4.5 Ω
$L_{ m g}$	0.02 pH
$L_{ m d}$	0.04 pH
$L_{\rm s}$	0.001 pH

makes a big difference in the fitting of S_{11} as shown in Fig. 5. Due to the gate being biased at different voltages, R_{dy} shows a slight variation with different I_{gs} . R_{dy} also changes greatly with increasing frequency; it must be extracted more reasonably at the condition the transistor is working on. As displayed in Fig. 4, R_{dy} is calculated under the bias condition $V_{gs} = 1.5$ V, $V_{ds} = 0$ V, and the frequency is in the range of 0.1 to 26.1 GHz. The values of these parameters are shown in Table 2.

To increase the breakdown voltage of the device, the gate-to-drain spacing has to be increased. With increasing drain voltage, the depletion region encroaches into the gate-drain region more than confined under the physical dimensions of the gate, which reduces the gate drain capacitance but increases the transit time by adding drain delay. When the device is biased at a high drain voltage to maximize the power output, it creates a drain depletion region that is on the order of the gate length of the device, so drain delay is an important parameter for microwave power HEMTs. The drain delay represents a delay of the drain current response to the drain voltage arising from delays associated with the partially depleted high-field region, and it improves the dependence of the signal in the drain on frequency and bias voltage.

In Fig. 6, compared to the measured S_{22} , there is a phase separation in the model without τ_{ds} ; sometimes this phase difference may lead to negative C_{ds} . With the phase delay of g_{ds} , it can compensate for the phase separation at high frequencies due to the depletion region extension changes. Both the delays of g_{ds} and g_m increase significantly when the drain bias is high, in the saturation region as a condition in the paper, and the drain delay τ_{ds} exceeds τ .

Table 3. Extracted intrinsic parameters of $4 \times 35 \,\mu\text{m}$ GaN HEMT.

	•
Parameter	Value
C_{gs}	0.197 pF
$C_{ m gd}$	0.074 pF
$C_{ m ds}$	0.025 pF
$g_{ m m}$	65.06 mS
τ	1.3 ps
$R_{ m i}$	1.5 Ω
$g_{ m ds}$	3.08 mS
$ au_{ m ds}$	5.62 ps



Fig. 6. Comparison fitting of S_{22} for models (a) without τ_{ds} and (b) with τ_{ds} . The solid line is the simulated curve, and the circles are the measured curve.



Fig. 7. Comparison between measured and simulated *S* parameters. The solid line is the simulated curve, and the circles are the measured curve.

With the extracted parameters shown in Table 3, the error which uses the concept introduced in Ref. [8] is 3.4%; as shown in Fig. 7, it shows a good match with the measurement. Figure 8 gives the high frequency performance of a device with 36 GHz of $f_{\rm T}$ and 58 GHz of $f_{\rm max}$. Sometimes it also shows a good match with the fitting of the *S* parameters using the traditional method, but there is a big discrepancy in the predictions of $f_{\rm T}$ and $f_{\rm max}$. Here, we can predict that $f_{\rm T}$ and $f_{\rm max}$ are 34.9 GHz and 56.4 GHz by Eqs. (10) and (11)^[11] with the



1010

 $1\hat{0}^1$

Fig. 8. High frequency performance with $V_{\rm ds} = 10$ V and $V_{\rm gs} = -1.5$ V.

f (Hz)

 10^{9}

small-signal parameters based on the improved method; this also gives good evidence for the whole extraction method.

$$f_{\rm T} = \frac{g_{\rm m}}{2\pi \left(C_{\rm gs} + C_{\rm gd}\right) \left[1 + (R_{\rm s} + R_{\rm d}) g_{\rm ds}\right] + C_{\rm gd}g_{\rm m} (R_{\rm s} + R_{\rm d})},$$
(11)
$$f_{\rm max} = \frac{f_{\rm T}}{2\sqrt{\left(\left(R_{\rm g} + R_{\rm i} + R_{\rm s}\right)g_{\rm ds} + 2\pi f_{\rm T}C_{\rm gd}R_{\rm g}\right)}}.$$
(12)

5. Conclusion

60

40

20

0

 10^{8}

MaxGain (dB), H_{21} (dB)

An improved and direct small-signal parameter extraction procedure has been presented for a GaN HEMT device. The parasitic pad capacitances are extracted with the open dummy structure. The parasitic resistors and inductors are extracted under gate forward bias and zero drain voltage conditions, the accuracy of R_g which influences the value of R_i shows an important relationship with the fitting of S_{11} . In order to improve the fitting of S_{22} , the drain delay factor, which reflects a time delay at the output and a phase delay at high frequency, is introduced to model the changes of depletion with different drain voltages. The validity of this method is verified by comparing the measured and simulated *S* parameters, and the predictions of f_T and f_{max} with the extracted elements show a good match with the measured ones.

Acknowledgment

The author would like to thank Professor Wang Xiaoliang from the Institute of Semiconductors of the Chinese Academy of Sciences for providing the GaN HEMT epitaxial wafer.

References

- Micovic M, Kurdoghlian A, Moyer H P, et al. GaN MMIC PAs for E-band (71 GHz–95 GHz) radio. IEEE Compound Semiconductor Integrated Circuits Symposium, 2008: 1
- [2] Xie C, Pavio A. Development of GaN HEMT based high power high efficiency distributed power amplifier for military applications. IEEE Military Communications Conference, 2007: 1
- [3] Feng M, Shen S C, Caruth D C, et al. Device technologies for RF front-end circuits in next-generation wireless communications. Proc IEEE, 2004, 92: 354

- [4] Dambrine G, Cappy A, Heliodore F, et al. A new method for determining the FET small-signal equivalent circuit. IEEE Trans Microw Theory Tech, 1988, 36(7): 1151
- [5] Hughes B, Tasker P. Bias dependence of the MODFET intrinsic model elements values at microwave frequencies. IEEE Trans Electron Devices, 1989, 36(10): 2267
- [6] White P M, Healy R M. Improved equivalent circuit for determination of MESFET and HEMT parasitic capacitances from 'ColdFET' measurements. IEEE Microw Guided Wave Lett, 1993, 3(11): 453
- [7] Chigeava E, Walthes W, Wiegner D, et al. Determination of small-signal parameters of GaN-based HEMTs. Cornell High

Performance Devices Conf, Ithaca, NY, 2000: 115

- [8] Jarndal A, Kompa G. A new small-signal modeling approach applied to GaN devices. IEEE Trans Microw Theory Tech, 2005, 53(10): 3440
- [9] Diamant F, Laviron M. Measurement of the extrinsic series elements of a microwave MESFET under zero current condition. 12th European Microwave Conf, 1982: 451
- [10] Berroth M, Bosch R. Broad-band determination of the FET small-signal equivalent circuit. IEEE Trans Microw Theory Tech, 1990, 38: 891
- [11] Robertaon I D, Lucyszyn S. RFIC and MMIC design and technology. The Institute of Electrical Engineers, 2001