

Design of 20–44 GHz broadband doubler MMIC

Li Qin(李芹)[†], Wang Zhigong(王志功), and Li Wei(李伟)

(Institute of RF- & OE-ICs, Southeast University, Nanjing 210096, China)

Abstract: This paper presents the design and performance of a broadband millimeter-wave frequency doubler MMIC using active 0.15 μm GaAs PHEMT and operating at output frequencies from 20 to 44 GHz. This chip is composed of a single ended-into differential-out active Balun, balanced FETs in push-push configuration, and a distributed amplifier. The MMIC doubler exhibits more than 4 dB conversion gain with 12 dBm of output power, and the fundamental frequency suppression is typically -20 dBc up to 44 GHz. The MMIC works at $V_{\text{DD}} = 3.5$ V, $V_{\text{SS}} = -3.5$ V, $I_{\text{d}} = 200$ mA and the chip size is 1.5×1.8 mm².

Key words: frequency doubler; active Balun; distributed amplifier

DOI: 10.1088/1674-4926/31/4/045012

PACC: 3220D

EEACC: 1250

1. Introduction

The strong demand for high-speed wireless applications has stimulated the development of low power, broadband and compact millimeter-wave wireless equipment. A frequency doubler is a key component to realize the transmitter and the local part. Most single-ended transistor-based doublers have been reported in Refs. [1–3]. This topology exhibits compact size, high conversion loss, narrow bandwidth and requires some buffer amplifier stages. Compared to single-ended designs, a balanced doubler topology offers the potential of superior odd-harmonic suppression and broadband performance^[4, 5]. However, the performance of balanced doublers is limited by the hybrids or Balun which usually occupy a large chip area and have insertion loss of more than 3 dB^[6].

In this paper, a compact configuration of frequency doubler is presented. Thanks to a differential PHEMT structure and the distributed amplifier, the doubler exhibits broadband characteristics with an active frequency range, from 20 to 44 GHz. Experimental results show the doubler achieves more than 4 dB conversion gain and 15 dB fundamental frequency suppression (FFS) over 20–44 GHz.

2. Analysis of balanced doubler operation

The basic configuration of the balanced frequency doubler is shown in Fig. 1. It consists of two identical transistors and a 180° hybrid. The I – V relationship of the transistor can be expressed by a Taylor series^[7]:

$$i(t) \cong A_0 + A_1 V_{\text{gs}}(t) + A_2 V_{\text{gs}}^2(t) + A_3 V_{\text{gs}}^3(t) + \dots, \quad (1)$$

where $V_{\text{gs}}(t)$ is the gate–source input voltage of each transistor containing DC and AC components.

Considering the hybrid characteristics, the input voltage of the transistors can be expressed as:

$$\begin{cases} V_{\text{gs1}} = V_{\text{g01}} + a_0 \cos(\omega_0 t), \\ V_{\text{gs2}} = V_{\text{g02}} + a_0 k \cos(\omega_0 t + 180^\circ + \varphi(\omega_0)), \end{cases} \quad (2)$$

where $k(\omega)$ and $\varphi(\omega)$ are amplitude unbalance and phase unbalance between the two output of the hybrid. Combining Eqs. (1) and (2), the total current spectrums $I_{\text{t}}(\omega)$ are deduced. It is found that the output power of the fundamental frequency is proportional to^[8]:

$$P^1(\omega_0) \propto P_{\text{in}}(\omega_0) A^2(V_{\text{g0}}) [1 + k^2(\omega_0) - 2k(\omega_0) \cos \varphi(\omega_0)], \quad (3)$$

where $P_{\text{in}}(\omega) = 2a_0^2$ is the power input to the doubler and $A(V_{\text{g0}}) = A_1/2 + A_2 V_{\text{g0}}$ is a constant depending from the transistors and their bias.

The fundamental-frequency rejection defined as the ratio between the input power and the output power of the fundamental frequency can be expressed in decibels as:

$$S_{0\text{dB}}(\omega_0) = -A_{\text{dB}} - 10 \lg[1 + k^2(\omega_0) - 2k(\omega_0) \cos \varphi(\omega_0)], \quad (4)$$

where $A_{\text{dB}} = 20 \lg(\text{abs}(A))$.

In the same way, the output power of the second harmonic can be deduced as follows^[8]:

$$P^2(\omega_0) = \frac{P_{\text{max}}^2(\omega_0)}{4[1 + k^4(\omega_0) + 2k^2(\omega_0) \cos 2\varphi(\omega_0)]}. \quad (5)$$

Equation (4) shows that the fundamental-frequency rejection is highly dependent on the phase and amplitude unbalance




Fig. 1. Basic configuration of a balanced active doubler.

[†] Corresponding author. Email: liqin_iroi@seu.edu.cn

Received 14 August 2009, revised manuscript received 13 October 2009




Fig. 2. Configuration of the broadband doubler.




Fig. 3. Detail schematic diagram of active Balun.

of the hybrid. Infinite frequency rejection is achieved when both the amplitude and phase of the hybrid are balanced. As shown in Eq. (5), the output power of the second harmonics is at a maximum when both amplitude and phase of the hybrid are balanced. However, it is not strongly affected by the performance of the hybrid so its degradation with frequency is expected to be mainly due to input and output mismatching.

3. Circuit design

The top simplified configuration of the doubler is shown in Fig. 2. An active Balun comprising a differential amplifier is used in this MMIC to reduce MMIC size and increase conversion gain. A balanced device topology consisting of a pair of $2 \times 25 \mu\text{m}$ PHEMTs is used to produce the doubling action. This topology has inherently good fundamental and odd harmonic rejection capability. The bandwidth of such topology could be made quite large if a proper Balun is designed. The last part of this MMIC, distributed amplifier works as a medium power amplifier to output the second harmonics to more than 12 dBm.

The schematic diagram of the active Balun is presented in Fig. 3. It consists of a differential pair comprising two $2 \times 50 \mu\text{m}$ PHEMT devices with a series resistive-inductive load and single-ended feed. The input fundamental signal is split into the two balanced ports of ‘Vout1’ and ‘Vout2’, with identical power and a phase difference of 180° . However, this active Balun loses its amplitude and phase balance as frequency increases^[9]. The reason for imbalance of amplitude and phase is that the gate of T2 is directly ac grounded while the gate of




Fig. 4. Schematic of balanced doubler.

T1 connects some sort of network. As the frequency increases, the effect of this mismatch shows up at the outputs of ‘T1’ and ‘T2’ and causes amplitude and phase mismatch. The imbalance of the Balun is improved by asymmetric output loading of the differential amplifier that will be described in the next section.

The schematic of a balanced doubler is shown in Fig. 4. The drains of T3 and T4 are connected together. Since the input signals from the Balun’s output have equal amplitude and are anti-phase, the second harmonic signal will in-phase combine and the fundamental signal will 180° out-of-phase cancel in the RF output port. T3 and T4 are biased near the pinch-off region, -1.4 V , where the nonlinearity of trans-conductance versus gate-to-source voltage is used for frequency doubling. The L-C network consisting of L5, L6 and C3 is designed to provide as much suppression as possible for fundamental frequency and also to provide a match at the second harmonic frequency.

Any imbalance from Balun would develop a finite voltage at node ‘S’ (Fig. 4) and it would no longer be a virtual ground point. This will allow the passing of the fundamental signal and other odd harmonics to the output port, which will degrade suppression and conversion loss. To minimize this problem, the R_s-L_s and $R'_s-L'_s$ serial network are no longer the same value and have been optimized to minimize amplitude and phase mismatch in feed waveforms from T1 and T2. The simulated waveforms at 20 GHz from the active Balun at node ‘Vout1’ and ‘Vout2’ are shown in Fig. 5. Figure 5(a) shows asymmetrical waveform before the circuit was optimized. Figure 5(b) shows the optimized circuit symmetries the waveform at node ‘Vout1’ & ‘Vout2’.

The last part of this design is a distributed amplifier working as a broadband buffer. The detailed schematic of the distributed amplifier is shown in Fig. 6. It is composed of two cascaded stages and each stage consists of three active devices. The input signal travels down to the transmission lines and goes through the transistor. It is finally absorbed by the gate termination resistor. The output signal passes the active devices and transmits to the output port. Some of the backward wave of the




Fig. 5. (a) Asymmetrical waveform at node Vout1 & Vout2. (b) Symmetrized waveform at node Vout1 & Vout2.




Fig. 6. Detail schematic of distributed amplifier.

output signal will reflect to the circuit output due to the drain termination resistor. The gain of the cascaded distributed amplifier can be expressed as^[10]:

$$G = \frac{n^2 g_m^2 R_{gL} R_{dL}}{4}, \tag{6}$$

where R_{gL} and R_{dL} are the characteristic impedance of the gate and drain lines respectively.

4. Circuit fabrication

To design the broadband frequency doubler, the layout was verified using Agilent ADS Momentum and Cadence Virtuoso design environment software. The MMIC fabrication is based on WIN Semiconductors' 0.15- μm , high-power, 6-inch InGaAs/AlGaAs/GaAs pseudomorphic HEMT process (PP15-20). This process exhibits a peak trans-conductance $g_m = 495$ mS/mm, a nominal transit frequency $f_t = 85$ GHz and $I_{dss} = 500$ mA/mm on a 100- μm substrate with 50 Ω/\square thin-film resistors and 400 pF/mm² metal-insulator-metal capacitors. There are two metal layers available in this process. The wafer




Fig. 7. Microscope photo of broadband doubler.




Fig. 8. Output power of the fundamental and the second harmonic versus frequency.

is thinned to 4 mil for the gold plating of backside and reactive ion etching via-holes are used for dc grounding. A photograph of the fabricated frequency doubler is shown in Fig. 7. The chip dimension is reduced to 1.5 \times 1.8 mm².

5. Circuit performance

The fabricated MMIC doubler was attached on carrier plates for testing. The measurements of signals were provided by the coplanar GSG on-wafer probes measurement system based on the HP8564E spectrum analyzer. The losses of the probes and cables were also calibrated by the PNA E8364A network analyzer.

The V_{DD} is +3.5 V and the $V_{SS} = -3.5$ V. The DC current is about 200 mA and $P_{in} = +8$ dBm. The measured output power of 2nd harmonic ($2f_{in}$) and fundamental (f_{in}) as functions of the fundamental frequency, are shown in Fig. 8. The P_{out} of the 2nd harmonic varies from +12 to +17.2 dBm from 20 to 44 GHz and the conversion gain varies from 4 to 9 dB during the whole bandwidth. Figure 9 shows the fundamen-

Table 1. Comparison of published broadband FET/HEMT MMIC doublers.

Reference	Technology	Output frequency (GHz)	G_c (dB)	P_{out} (dBm)	Chip area (mm ²)	Fundamental suppression (dBc)
Ref. [11]	0.15- μ m GaAs PHEMT	30–50	–7 to –5	3–5	1.5	9–25
Ref. [12]	0.12- μ m GaAs PHEMT	22–42	–10 to –2	3–9	2	13.4–26
Ref. [13]	0.1- μ m InP HEMT	54–70	–5 to –2	NA	0.89	22–30.5
Ref. [14]	0.25- μ m GaAs HEMT	20–40	–12	NA	2.25	20
This work	0.15- μ m GaAs PHEMT	20–44	4–9	12–17	2.7	15–26




Fig. 9. Fundamental suppression versus the input frequency.




Fig. 10. Output return loss of doubler.

tal suppression of the MMIC as a function of input frequency. Fundamental suppression is better than 17 dBc from 20 to 44 GHz. The degradation in fundamental frequency suppression after 40 GHz is caused by an active Balun performance as its amplitude and phase balance degrades beyond 40 GHz and also due to overlapping input and output frequencies (f_{in} and $2f_{in}$). It can be seen in Fig. 10 that the output return loss is less than about –10 dB during all frequency bands.

6. Conclusion

A compact frequency doubler using an active Balun, balanced amplifiers and a distributed amplifier has been described in this paper. From 20 to 44 GHz, the MMIC can provide a broadband millimeter signal of more than 12 dBm. The conversion gain is 4–9 dB with an input power of 8 dBm and the fundamental suppression is better than 15 dBc, at input frequencies from 10 to 22 GHz with a compact chip size of only 1.5×1.8 mm². A comparison of the frequency doubler to the previously reported works is summarized in Table 1. The proposed doubler has the highest conversion gain and the widest bandwidth among the reported doublers.

References

[1] Kim K, Choi W, Kim S, et al. A 77 GHz transceiver for automotive radar system using a 120 nm In_{0.4}AlAs/In_{0.35}GaAs metamorphic HEMTs. *IEEE Compound Semiconductor Integrated Circuit Symposium*, 2006: 201

[2] Udomoto J, Matsuzuka T, Chaki S, et al. A 38/77 GHz MMIC transmitter chip set for automotive applications. *IEEE MTT-S International Microwave Symposium Digest*, 2003, 3: 2229

[3] Ko S, Kim J G, Song T, et al. K- and Q-bands CMOS frequency sources with X-band quadrature VCO. *IEEE Trans Microw Theory Tech*, 2005, 53(9): 2789

[4] Mahon S, Beasty P, Harvey J, et al. A broadband millimetre-wave differential PHEMT frequency doubler MMIC. *IEEE Compound Semiconductor Integrated Circuit Symposium*, 2005: 4

[5] Huang B J, Huang B Jr, Chen C C, et al. A 40-to-76 GHz balanced distributed doubler in 0.13- μ m CMOS technology. *European Microwave Integrated Circuit Conference*, 2008: 17

[6] Lin C S, Wu P S, Yeh M C, et al. Analysis of multiconductor coupled-line marchand baluns for miniature MMIC design. *IEEE Trans Microw Theory Tech*, 2007, 55(6): 1190

[7] Krauss H L, Bostian C W, Raab F H. *Solid state radio engineering*. New York: Wiley, 1980: 189

[8] Nishikawa K, Nagagawa T, Hayashi H, et al. Analysis of balanced active doubler for broad-band operation—the frequency-tuning concept. *IEEE Trans Microw Theory Tech*, 2002 50(4): 1120

[9] Ma H. Novel, active differential phase splitters in RFIC for wireless applications. *IEEE Radio Frequency Integrated Circuit Symp*, Baltimore, USA, 1998: 51

[10] Beyer J B, Prasad S N. MESFET distributed amplifier design guidelines. *IEEE Trans Microw Theory Tech*, 1984, MTT-32: 268

[11] Deng K L, Wang H. A miniature broadband PHEMT MMIC balanced distributed doubler. *IEEE Trans Microw Theory Tech*, 2007, 51: 1257

[12] Tung Y L, Chen P Y, Wang H. A broadband PHEMT MMIC distributed doubler using high-pass drain line topology. *IEEE Microw Wireless Compon Lett*, 2004, 14: 201

[13] Nishikawa K, Enoki T, Sugitani S, et al. Low-voltage and broadband V-band InP HEMT frequency doubler MMIC. *IEEE MTT-S IMS Symp Dig*, 2005: 45

[14] Triquint TGC1430-EPU product datasheet. June 2004. <http://www.triquint.com>