

Fig. 2. Schematic of operational amplifier.

tion can be achieved by setting k_{IDS} to zero, therefore

$$R_c = \frac{V_{Tn3} k_{\mu_n} + 2k_{V_{Tn3}}}{I_{DS} k_{\mu_n} + 2k_{R_c}} \quad (4)$$

Since an OPAMP is introduced to keep V_A and V_B equal, the stability of the feedback system has to be ensured. The circuit works in a DC condition, so a small bandwidth is needed for the system. At low frequency, we have $|1/\omega C_{GS7}| \gg 1/g_{m7}$, $|1/\omega C_{GS3}| \gg 1/g_{m7}$ and $|1/\omega C_{GS1}| \gg 1/g_{m1}$, therefore the influence of g_{m7} , C_{GS1} and C_{GS7} upon the feedback transfer function can be neglected. The feedforward gain of the OPAMP is expressed as follows:

$$\begin{aligned} A(s) &= g_{m8} (r_{o8} \parallel r_{o10}) g_{m13} (r_{o13} \parallel r_{o14}) \\ &\times [1 - s (1/g_{m13} - R_{15}) C_c] \\ &\times \left\{ [1 + s (r_{o8} \parallel r_{o10}) g_{m13} (r_{o13} \parallel r_{o14}) C_c] \right. \\ &\left. \times [1 + s (r_{o13} \parallel r_{o14}) (C_{GS4} + C_{GS5} + C_{GS6})] \right\}^{-1}, \end{aligned} \quad (5)$$

where R_{15} is the equivalent resistance of M15 operating in the linear region. Referring to Fig. 1, we can write the feedback transfunctions of loop L1 and loop L2 and L3:

$$\begin{cases} F_{L1}(s) = \frac{V_B}{V_C} = \frac{g_{m4} (1/g_{m1} + R_c)}{1 + s (1/g_{m1} + R_c) C_{GS9}}, \\ F_{L23}(s) = \frac{V_A}{V_C} = \frac{g_{m6} (1/g_{m3} + 1/g_{m7})}{1 + s (r_{o2} \parallel r_{o5}) (C_{GS3} + C_{GS8})}. \end{cases} \quad (6)$$

Donating the feedback gain of the entire loop $F(s)$, we have

$$\begin{aligned} F(s) &= \frac{V_B - V_A}{V_C} \\ &= g_{m4} \{ (R_c + 1/g_{m1} - 1/g_{m3} - 1/g_{m7}) + s (1/g_{m1} + R_c) \\ &\times [(r_{o2} \parallel r_{o5}) (C_{GS3} + C_{GS8}) - (1/g_{m3} + 1/g_{m7}) C_{GS9}] \} \\ &\times \{ [1 + s (1/g_{m1} + R_c) C_{GS9}] \\ &\times [1 + s (r_{o2} \parallel r_{o5}) (C_{GS3} + C_{GS8})] \}^{-1}, \end{aligned} \quad (7)$$

and the whole loop gain can be given by

$$\begin{aligned} H(s) &= A(s)F(s) \\ &= \frac{A_0 (1 - s/\omega_{Z1}) (1 + s/\omega_{Z2})}{(1 + s/\omega_{P1}) (1 + s/\omega_{P2}) (1 + s/\omega_{P3}) (1 + s/\omega_{P4})}, \end{aligned} \quad (8)$$

in which

$$\begin{aligned} A_0 &= g_{m8} (r_{o8} \parallel r_{o10}) g_{m13} (r_{o13} \parallel r_{o14}) \\ &\times g_{m4} (R_c + 1/g_{m1} - 1/g_{m3} - 1/g_{m7}), \end{aligned} \quad (9)$$

$$\omega_{Z1} = \frac{1}{(1/g_{m13} - R_{15}) C_c},$$

$$\begin{aligned} \omega_{Z2} &= \left\{ g_{m4} (1/g_{m1} + R_c) [(r_{o2} \parallel r_{o5}) (C_{GS3} + C_{GS8}) \right. \\ &\left. - (1/g_{m3} + 1/g_{m7}) C_{GS9}] \right\}^{-1} \end{aligned} \quad (10)$$

$$\omega_{P1} = -1/[g_{m13} (r_{o13} \parallel r_{o14}) (r_{o8} \parallel r_{o10}) C_c],$$

$$\omega_{P2} = -1/[(C_{GS4} + C_{GS5} + C_{GS6}) (r_{o13} \parallel r_{o14})] \quad (11)$$

$$\omega_{P3} = -1/[(1/g_{m1} + R_c) C_{GS9}],$$

$$\omega_{P4} = -1/[(r_{o2} \parallel r_{o5}) (C_{GS3} + C_{GS8})]. \quad (12)$$

Only if $A_0 < 0$ can a negative feedback system be achieved, therefore the following restraint can be derived from Eq. (9):

$$R_c + 1/g_{m1} < 1/g_{m3} + 1/g_{m7}. \quad (13)$$

R_c is in the same order of $1/g_{mi}$ according to Eq. (4), so a large aspect for transistor M1 is preferred. Zeros ω_{Z1} and ω_{Z2} can be designed to be infinite in frequency and ω_{P3} is a natural high frequency pole, therefore they can be ignored in our design. Thus this current reference is a system with three poles, the dominant pole ω_{P1} , the first nondominant pole ω_{P2} and the second nondominant pole ω_{P4} . The phase margin (PM) of the loop can be given as

$$\begin{aligned} \text{PM} &= \arctan C_c [g_{m4} g_{m8} (r_{o13} \parallel r_{o14}) (R_c + 1/g_{m1} \\ &- 1/g_{m3} - 1/g_{m7}) (C_{GS4} + C_{GS5} + C_{GS6})]^{-1}. \end{aligned} \quad (14)$$

If we choose PM larger than 45° , the design restraint will be given by

$$\begin{aligned} C_c &\geq g_{m4} g_{m8} (r_{o13} \parallel r_{o14}) (R_c + 1/g_{m1} \\ &- 1/g_{m3} - 1/g_{m7}) (C_{GS4} + C_{GS5} + C_{GS6}). \end{aligned} \quad (15)$$

3. Simulation results

This proposed current reference is designed with standard $0.5 \mu\text{m}$ CMOS technology. For a voltage supply higher than 2.5 V , the reference provides a constant output current of about $27.7 \mu\text{A}$.

Figure 3 shows the $I-T$ characteristic curve of the proposed current reference. It can be observed that it has a temperature coefficient of $28 \text{ ppm}/^\circ\text{C}$ between -20 and $80 \text{ }^\circ\text{C}$ with first-order compensation, which performs much better than the current reference with first-order compensation, and behaves equivalently to the second-order compensated reference in Ref. [5].

The influence of process variation is shown in Fig. 4. It can be concluded that, in the worst case, the variance caused by different process corners is about 20%, and the temperature coefficient deteriorates from 28 to $259 \text{ ppm}/^\circ\text{C}$.

Table 1. Performance comparison with related current references.

Parameter	This work	Fiori <i>et al.</i> [5]	Cerid <i>et al.</i> [6]	Bendali <i>et al.</i> [7]
Output current (μA)	27.7	13.65	51.2	144.3
Technology	0.5 μm CMOS	0.35 μm BiCMOS	—	0.18 μm CMOS
Temperature range ($^{\circ}\text{C}$)	-20 to 110	-30 to 100	0-70	0-100
Temperature dependence (simulated) (ppm/ $^{\circ}\text{C}$)	28	130 (first-order) 28 (second-order)	948	—
Temperature dependence (measured) (ppm/ $^{\circ}\text{C}$)	290	—	—	700
Silicon area (mm^2)	0.023	0.0042	—	0.075
Minimum supply voltage (V)	2.5	2.5	8	1.1




Fig. 3. Reference current versus temperature.




Fig. 5. Microphotograph of current reference..




Fig. 4. Process variation influence.




Fig. 6. Experimental $I-T$ characteristic of current reference.

4. Experiment results

The proposed current reference is implemented in standard 0.5 μm CMOS technology. Figure 5 shows a photograph of the chip. The active silicon area is 0.023 mm^2 . Figure 6 shows the experimental $I-T$ characteristic curve of the current reference.

Measurement results show that the proposed current reference generates an average reference current of 31.5 μA with a temperature coefficient of less than 290 ppm/ $^{\circ}\text{C}$ over a temperature range from -20 to 110 $^{\circ}\text{C}$. Compared to simulation results, there are slight discrepancies in average value and temperature coefficient, which are both functions of compensated resistor R_C according to Eqs. (2) and (3). Thus an unexpected variation of resistor value is responsible for the differences between the measurement and simulation results. Besides, refer-

ence current declines with temperature in a temperature range of 80-110 $^{\circ}\text{C}$, indicating that the sign of the first-order temperature coefficient of reference current dI_{DS}/dT converts from plus to minus. Referring to Eq. (3), dI_{DS}/dT is influenced by the temperature coefficient of the resistor dR_C/dT , which increases with temperature. Therefore, dI_{DS}/dT turns to minus because of the sharp increase of dR_C/dT at high temperature. The decline of the current is also due to the large leakage current through the parasitic resistor between the active area and substrate R_{as} at high temperature. R_{as} has an infinite value at temperatures lower than about 70 $^{\circ}\text{C}$, while a small value at temperatures lower than about 70 $^{\circ}\text{C}$ [8]. In conclusion, the simulation fails to predict this condition, because of the unexpected variation of the resistor and poor modeling of the parasitic resistor in the BSIM3v3model. The performance compar-

ison with related current references is given in Table 1.

5. Conclusion

In this paper, a high performance, standard CMOS-technology compatible current reference is put forward. The measured temperature dependence is less than 290 ppm/°C between -20 and 110 °C, and the occupied silicon area is 0.023 mm².

References

- [1] Yoo C, Park J. CMOS current reference with supply and temperature compensation. *Electron Lett*, 2007, 43(25): 1422
- [2] Georgiou J, Toumazou C. A resistorless low current reference circuit for implantable devices. *IEEE International Symposium on Circuits and Systems*, 2002, 3(26-29): 193
- [3] Chen Jiwei, Shi Bingxue. 1 V CMOS current reference with 50 ppm/°C temperature coefficient. *Electron Lett*, 2003, 39(2): 209
- [4] Badillo D A. 1.5 V current reference with extended temperature operating range. *IEEE International Symposium on Circuits and Systems*, 2002, 3: 197
- [5] Fiori F, Crovetto P S. A new compact temperature-compensated CMOS current reference. *IEEE Trans Circuits Syst II: Express Briefs*, 2005, 52(11): 724
- [6] Cerid O, Blakir S, Dundar G. Novel CMOS reference current generator. *International Journal of Electronics*, 1995, 78(6): 1113
- [7] Bendali A, Audet Y. A 1-V CMOS current reference with temperature and process compensation. *IEEE Trans Circuits Syst I: Regular Papers*, 2007, 54(7): 1424
- [8] Salame C, Habchi R. Silicon MOSFET devices electrical parameters evolution at high temperatures. *Microelectronics International*, 2008