Two-dimensional threshold voltage analytical model of DMG strained-silicon-on-insulator MOSFETs*

Li Jin(李劲)[†], Liu Hongxia(刘红侠), Li Bin(李斌), Cao Lei(曹磊), and Yuan Bo(袁博)

(Key Laboratory of Ministry of Education for Wide Bandgap Semiconductor Devices, School of Microelectronics, Xidian University, Xi'an 710071, China)

Abstract: For the first time, a simple and accurate two-dimensional analytical model for the surface potential variation along the channel in fully depleted dual-material gate strained-Si-on-insulator (DMG SSOI) MOSFETs is developed. We investigate the improved short channel effect (SCE), hot carrier effect (HCE), drain-induced barrier-lowering (DIBL) and carrier transport efficiency for the novel structure MOSFET. The analytical model takes into account the effects of different metal gate lengths, work functions, the drain bias and Ge mole fraction in the relaxed SiGe buffer. The surface potential in the channel region exhibits a step potential, which can suppress SCE, HCE and DIBL. Also, strained-Si and SOI structure can improve the carrier transport efficiency, with strained-Si being particularly effective. Further, the threshold voltage model correctly predicts a "rollup" in threshold voltage with decreasing channel length ratios or Ge mole fraction in the relaxed SiGe buffer. The validity of the two-dimensional analytical model is verified using numerical simulations.

Key words: SOI MOSFETs; strained-Si; dual-material gate; short channel effect; hot carrier effect; the drain-induced barrier-lowering; two-dimensional model

DOI: 10.1088/1674-4926/31/8/084008 **PACC:** 7330; 7340R; 7215N

1. Introduction

As technology advances, the feature sizes of MOSFETs are being continuously reduced to increase the packing density of very large-scale integration (VLSI) circuits. How to suppress the threshold voltage roll-off, short channel effect (SCE), hot carrier effect (HCE) and increase carrier transport efficiency has become a hot issue[1-4]. Strained-Si SOI MOSFETs can improve the carrier transport property^[5-9]. However, they show considerable threshold voltage roll-off, SCE and HCE in the sub-100 nm regime. A dual-material gate (DMG) consisting of two metals with different work functions can suppress SCE, HCE and drain-induced barrier-lowering (DIBL) effectively^[10-13]. In this paper, a novel SOI MOSFET structure with a strained-Si channel and dual-material gate is investigated. Analytical models for surface potential, surface electron field distribution and the threshold voltage are derived based on the two-dimensional Poisson's equation. The validity of the analytical model is verified using the numerical simulations.

2. Strained-Si-on-insulator MOSFET

2.1. Effect of strain on bandgap

In the presence of strain, silicon thin film experiences biaxial tension and changes its band structure^[14–16]. The strain causes the electron affinity of silicon to increase; it also causes the bandgap and the effective mass of carriers to decrease. The above strain-related effects on the silicon band structure are modeled as follows^[17, 18]:

$$(\Delta E_{\rm C})_{\rm s-Si} = 0.57X,\tag{1}$$

$$(\Delta E_{\rm g})_{\rm s-Si} = 0.4X,\tag{2}$$

$$V_{\rm T} \ln \frac{N_{\rm V, Si}}{N_{\rm s-Si}} = V_{\rm T} \ln \left(\frac{m_{\rm h, Si}^*}{m_{\rm h, s-Si}^*}\right)^{3/2} = 0.075 X,$$
 (3)

where X is the strain in equivalent Ge mole fraction in the relaxed SiGe buffer layer; $(\Delta E_{\rm C})_{\rm s-Si}$ is the increase in the electron affinity of silicon due to strain, $(\Delta E_{\rm g})_{\rm s-Si}$ is the decrease in the bandgap of silicon due to strain, $V_{\rm T}$ is the thermal voltage. $N_{\rm V,Si}$ and $N_{\rm V,s-Si}$ are the density of states (DOS) in the valence band in normal and strained-silicon, respectively, and $m_{\rm n,Si}^*$ and $m_{\rm n,s-Si}^*$ are the effective masses of hole DOS in normal and strained-silicon, respectively.

2.2. Effect of strain on flatband voltage

The effect of strain on the front-channel flatband voltage of an FD-SOI MOSFET can be modeled as follows^[17, 18]:

where

$$(V_{\rm FB,\,f})_{\rm s-Si} = (V_{\rm FB,\,f})_{\rm Si} + \Delta V_{\rm FB,\,f},\tag{4}$$

$$(V_{\rm FB, f})_{\rm Si} = \phi_{\rm M} - \phi_{\rm Si},$$
$$\Delta V_{\rm FB, f} = \frac{-(\Delta E_{\rm C})_{\rm s-Si}}{q} + \frac{(\Delta E_{\rm g})_{\rm s-Si}}{q} - V_{\rm T} \ln \frac{N_{\rm V, Si}}{N_{\rm V, s-Si}}$$

* Project supported by the National Natural Science Foundation of China (Nos. 60976068, 60936005), the Cultivation Fund of the Key Scientific and Technical Innovation Project, Ministry of Education of China Program (No. 708083), and the Specialized Research Fund for the Doctoral Program of Higher Education, China (No. 200807010010).

† Corresponding author. Email: lijinpower@126.com

© 2010 Chinese Institute of Electronics

Received 17 January 2010, revised manuscript received 10 March 2010

J. Semicond. 2010, 31(8)

$$\phi_{\mathrm{Si}} = \frac{\chi_{\mathrm{Si}}}{q} + \frac{E_{\mathrm{g,Si}}}{2q} + \phi_{\mathrm{f-Si}},$$
$$\phi_{\mathrm{f-Si}} = V_{\mathrm{T}} \ln(N_{\mathrm{A}}/n_{\mathrm{i,Si}}).$$

In the above relations, $\phi_{\rm M}$ is the gate work function, $\phi_{\rm Si}$ is the work function of unstrained-Si, $\phi_{\rm f-Si}$ is the Fermi potential of unstrained-Si, $E_{\rm g-Si}$ is the bandgap of unstrained-Si, q is the electronic charge, $N_{\rm A}$ is the body doping concentration, and $n_{\rm i, Si}$ is the intrinsic carrier concentration in unstrained-Si. In the same way, the effect of strain on the back-channel flatband voltage of an FD-SOI MOSFET is modeled as

$$(V_{\rm FB,b})_{\rm s-Si} = (V_{\rm FB,b})_{\rm Si} + \Delta V_{\rm FB,b}, \qquad (5)$$

where

$$(V_{\rm FB, b})_{\rm Si} = \phi_{\rm sub} - \phi_{\rm Si}$$

$$\begin{split} \Delta V_{\text{FB,b}} &= \frac{-(\Delta E_{\text{C}})_{\text{s-Si}}}{q} + \frac{(\Delta E_{\text{g}})_{\text{s-Si}}}{q} - V_{\text{T}} \ln \frac{N_{\text{V,Si}}}{N_{\text{V,s-Si}}}\\ \phi_{\text{sub}} &= \frac{\chi_{\text{Si}}}{q} + \frac{E_{\text{g,Si}}}{2q} + \phi_{\text{f-sub}},\\ \phi_{\text{f-sub}} &= V_{\text{T}} \ln \frac{N_{\text{sub}}}{n_{\text{i,Si}}}, \end{split}$$

where ϕ_{sub} is the work function of the silicon back-substrate under the buried oxide, ϕ_{f-sub} is the Fermi potential in the silicon back-substrate, and N_{sub} is the doping concentration in the back-substrate.

It is also important to consider the effect of strain on the built-in voltage across the source-body and drain-body junctions in strained-Si thin film, which can be written as

$$V_{\text{bi, s-Si}} = V_{\text{bi, Si}} + (\Delta V_{\text{bi}})_{\text{s-Si}}, \tag{6}$$

where

$$V_{\rm bi, Si} = \frac{E_{\rm g, Si}}{2q} + \phi_{\rm F, Si},$$
$$\Delta V_{\rm bi})_{\rm s-Si} = \frac{-(\Delta E_{\rm g})_{\rm s-Si}}{q} - V_{\rm T} \ln \frac{N_{\rm V, Si}}{N_{\rm V, s-Si}}.$$

3. Model formulation

(

3.1. Two-dimensional model for surface potential

The schematic structure of the novel DMG SSOI (dualmaterial gate strained-Si-on-insulator) MOSFET is shown in Fig. 1. L_1 and L_2 are the lengths of M1 and M2 respectively. The channel region is divided into two different zones since two kinds of gate material are used for the DMG SSOI MOS-FET. Neglecting the effect of fixed oxide charges on the electrostatics of the channel, Poisson's equation of the potential distribution in the two strained-silicon film zones before the onset of strong inversion can be written as^[19, 20]:

$$\frac{\partial^2 \phi_1(x, y)}{\partial x^2} + \frac{\partial^2 \phi_1(x, y)}{\partial y^2} = \frac{q N_{\rm A}}{\varepsilon_{\rm Si}},\tag{7}$$

for $0 \leq x \leq L_1, 0 \leq y \leq t_{\text{s-Si}}$,



Fig. 1. Schematic structure of the DMG SSOI MOSFET.

$$\frac{\partial^2 \phi_2(x, y)}{\partial x^2} + \frac{\partial^2 \phi_2(x, y)}{\partial y^2} = \frac{q N_{\rm A}}{\varepsilon_{\rm Si}},\tag{8}$$

for $L_1 \leq x \leq L_2$, $0 \leq y \leq t_{s-Si}$, where N_A is the doping concentration of the strained-Si film, ε_{Si} is the dielectric constant of strained-Si film, t_{s-Si} is the thickness of strained-Si film, the *x* axis is parallel to the channel, and the *y* axis is perpendicular to the channel. The potential profile in the vertical direction in the strained-Si film can be approximated by a parabolic function.

$$\phi_1(x, y) = \phi_{s1}(x) + c_{11}(x)y + c_{12}(x)y^2, \qquad (9)$$

for $0 \leq x \leq L_1, 0 \leq y \leq t_{\text{s-Si}}$,

$$\phi_2(x, y) = \phi_{s2}(x) + c_{21}(x)y + c_{22}(x)y^2, \quad (10)$$

for $L_1 \leq x \leq L_2$, $0 \leq y \leq t_{s-Si}$, where $\phi_{s1}(x)$ and $\phi_{s2}(x)$ is the front channel surface potential at the gate-oxide/strained-Si interface under M1, M2, respectively. The coefficients $c_{11}(x)$, $c_{12}(x)$, $c_{21}(x)$ and $c_{22}(x)$ are functions of x. Poisson's equation can be solved using the following boundary conditions.

(1) Electric flux (displacement) at the gate-oxide/strained-Si film interface is continuous, i.e.,

$$\left. \frac{\mathrm{d}\phi_1(x,y)}{\mathrm{d}y} \right|_{y=0} = \frac{\varepsilon_{\mathrm{ox}}}{\varepsilon_{\mathrm{Si}}} \frac{\phi_{\mathrm{S1}}(x) - V'_{\mathrm{GS1}}}{t_{\mathrm{f}}}, \qquad (11)$$

$$\left. \frac{\mathrm{d}\phi_2(x, y)}{\mathrm{d}y} \right|_{y=0} = \frac{\varepsilon_{\mathrm{ox}}}{\varepsilon_{\mathrm{Si}}} \frac{\phi_{\mathrm{S2}}(x) - V'_{\mathrm{GS2}}}{t_{\mathrm{f}}}, \qquad (12)$$

where ε_{ox} is the dielectric constant of the gate oxide, t_f is the gate oxide thickness, V_{GS} is the gate-to-source bias voltage, $V'_{GS1} = V_{GS} - (V_{FB1, f})_{s-Si}V'_{GS2} = V_{GS} - (V_{FB2, f})_{s-Si}$.

(2) Electric flux at the interface of the buried oxide and the back channel is continuous, i.e.,

$$\frac{\mathrm{d}\phi_1(x,y)}{\mathrm{d}y}\Big|_{y=t_{\mathrm{sSi}}} = \frac{\varepsilon_{\mathrm{ox}}}{\varepsilon_{\mathrm{Si}}} \frac{V_{\mathrm{SUB}}' - \phi_{\mathrm{B}}(x)}{t_{\mathrm{b}}},\qquad(13)$$

$$\left. \frac{\mathrm{d}\phi_2(x, y)}{\mathrm{d}y} \right|_{y=t_{\mathrm{sSi}}} = \frac{\varepsilon_{\mathrm{ox}}}{\varepsilon_{\mathrm{Si}}} \frac{V'_{\mathrm{SUB}} - \phi_{\mathrm{B}}(x)}{t_{\mathrm{b}}}, \qquad (14)$$

where t_b is the buried-oxide thickness, $V'_{SUB} = V_{SUB} - (V_{FB, b})_{s-Si}$, V_{SUB} is the substrate bias, and $\phi_B(x)$ is the back-channel potential at the strained-Si/buried oxide interface.

(3) Electric flux (displacement) and the electric potential at the M1/M2 interface is continuous, i.e.,

$$\frac{d\phi_1(x, y)}{dx}\Big|_{x=L_1} = \frac{d\phi_2(x, y)}{dx}\Big|_{x=L_1},$$
 (15)

$$\phi_1(L_1, 0) = \phi_2(L_1, 0). \tag{16}$$

(4) The surface potential at the source end is

$$\phi_1(0,0) = \phi_{\rm S1}(0) = V_{\rm bi,\,s-Si}.\tag{17}$$

(5) The surface potential at the drain end is

$$\phi_2(L_1 + L_2, 0) = \phi_{S2}(L_1 + L_2) = V_{bi, s-Si} + V_{DS},$$
 (18)

where $V_{\rm DS}$ is the drain-to-source bias voltage.

Using the boundary conditions Eqs.(11)–(14), one can obtain the coefficients $c_{11}(x)$, $c_{12}(x)$, $c_{21}(x)$, $c_{22}(x)$ in Eqs. (9) and (10), and obtain the expressions for $\phi_1(x, y)$ and $\phi_2(x, y)$. Substituting $\phi_1(x, y)$ and $\phi_2(x, y)$ into Eqs. (7) and (8) respectively and substituting y = 0, one obtains

$$\frac{d^2\phi_{S1}(x)}{dx^2} - \alpha^2\phi_{S1}(x) = \beta_1,$$
(19)

$$\frac{\mathrm{d}^2\phi_{\mathrm{S2}}(x)}{\mathrm{d}x^2} - \alpha^2\phi_{\mathrm{S2}}(x) = \beta_2,\tag{20}$$

where

$$\begin{aligned} \alpha^{2} &= \frac{2(C_{b}C_{s-Si} + C_{f}C_{s-Si} + C_{b}C_{f})}{t_{s-Si}^{2}C_{s-Si}(2C_{s-Si} + C_{b})}, \\ \beta_{1} &= \frac{qN_{A}}{\varepsilon_{Si}} - 2V'_{gs1}\frac{C_{f}(C_{s-Si} + C_{b})}{t_{s-Si}^{2}C_{s-Si}(2C_{s-Si} + C_{b})} \\ &- 2V'_{SUB}\frac{C_{b}}{t_{s-Si}^{2}(2C_{s-Si} + C_{b})}, \\ \beta_{2} &= \frac{qN_{A}}{\varepsilon_{Si}} - 2V'_{gs2}\frac{C_{f}(C_{s-Si} + C_{b})}{t_{s-Si}^{2}C_{s-Si}(2C_{s-Si} + C_{b})} \\ &- 2V'_{SUB}\frac{C_{b}}{t_{s-Si}^{2}(2C_{s-Si} + C_{b})}. \end{aligned}$$

Here, $C_{\text{s-Si}} = \varepsilon_{\text{Si}}/t_{\text{s-Si}}$, $C_{\text{f}} = \varepsilon_{\text{f}}/t_{\text{f}}$ and $C_{\text{b}} = \varepsilon_{\text{ox}}/t_{\text{b}}$.

The solutions for Eqs. (19) and (20) are simple secondorder non-homogeneous differential equations with constant coefficients, which can be written as

$$\phi_{S1}(x) = A \exp(\alpha x) + B \exp(-\alpha x) - \frac{\beta_1}{\alpha^2}, \qquad (21)$$

$$\phi_{S2}(x) = C \exp[\alpha(x - L_1)] + D \exp[-\alpha(x - L_1)] - \frac{\beta_2}{\alpha^2}.$$
 (22)

Now, using boundary conditions Eqs.(15)–(18) to solve for A, B, C and D, one obtains

$$B = \left\{ \left(V_{\text{bi,s-Si}} + \frac{\beta_1}{\alpha^2} \right) \left[\exp(\alpha L) - 1 \right] - V_{\text{DS}} - \frac{\beta_2 - \beta_1}{2\alpha^2} \times \left[2 - \exp(\alpha L_2) - \exp(-\alpha L_2) \right] \right\} \left[2\sinh(\alpha L) \right]^{-1},$$
(23)

$$A = \left\{ \frac{\beta_2 - \beta_1}{2\alpha^2} [2 - \exp(\alpha L_2) - \exp(-\alpha L_2)] + V_{\rm DS} + B[1 - \exp(-\alpha L)] \right\} [\exp(\alpha L) - 1]^{-1}, \quad (24)$$

$$C = A \exp(\alpha L_1) + \frac{\beta_2 - \beta_1}{2\alpha^2}, \qquad (25)$$

$$D = B \exp(-\alpha L_1) + \frac{\beta_2 - \beta_1}{2\alpha^2}.$$
 (26)

The minimum potential of the front-channel can be calculated from Eq. (21) as

$$\phi_{\rm s,\,min} = 2\sqrt{AB} - \frac{\beta_1}{\alpha^2}.\tag{27}$$

The minimum occurs at

$$x_{\min} = \frac{1}{2\alpha} \ln \frac{B}{A}.$$
 (28)

The electric field pattern along the channel determines the electron transport velocity through the channel. The electric field horizontal components under the metal gates M1 and M2 are given as

$$E_1(x) = A\alpha \exp(\alpha x) - B\alpha \exp(-\alpha x), \qquad (29)$$

$$E_2(x) = C\alpha \exp[\alpha(x - L_1)] - D\alpha \exp[-\alpha(x - L_1)]. \quad (30)$$

3.2. Two-dimensional model for threshold voltage

The threshold voltage $V_{\rm TH}$ is the value of the gate voltage $V_{\rm GS}$ at which a conducting channel of the SOI MOSFET is induced. In a fully depleted thin film SOI, it is desirable that the front channel turns on before the back channel. Therefore, the threshold voltage is taken to be that value of gate source voltage for which $\phi_{\rm s,\,min} = 2\phi_{\rm F,\,Si}$, where $\phi_{\rm F,\,Si}$ is the difference between the extrinsic Fermi level in the bulk region and the intrinsic Fermi level. For the strained-Si SOI MOSFET, the threshold condition under the front gate is modified as^[19, 20]

$$\phi_{\rm s,\,min} = 2\phi_{\rm F,\,Si} + \Delta\phi_{\rm s-Si} = \phi_{\rm th},\tag{31}$$

where

$$\Delta \phi_{\text{s-Si}} = -\frac{(\Delta E_{\text{g}})_{\text{s-Si}}}{q} = V_{\text{T}} \ln \frac{N_{\text{V, Si}}}{N_{\text{V, s-Si}}}$$

 ϕ_{th} is the value of surface potential at which the volumetric inversion electron charge density in the strained-Si device is the same as that in the unstrained-Si at threshold, i.e., equal to the body doping.

In the case of the DMG structure, due to the coexistence of the different metal M1 and M2, the minimum surface potential is solely determined by the metal gate with the higher work function. So the threshold voltage is defined as the value of $V_{\rm GS}$ at which the minimum surface potential $\phi_{\rm s, min}$ equals $\phi_{\rm th}$. Hence, one can determine the value of threshold voltage as the value of $V_{\rm GS}$ by solving Eq. (27).

When $C_b \ll C_f$ and $C_b \ll C_{Si}$, the threshold voltage can be expressed as follows:



Fig. 2. (a) DMG MOSFET surface potential for different gate length ratios ($L_1/L_2 = 2:1, 1:1, 1:2$) and SMG MOSFET surface potential against the horizontal distance x in the channel. (b) Variation of surface potential of the FD DMG SSOI MOSFET for different V_{DS} ($V_{\text{GS}} = 0.15$ V, $L_1/L_2 = 1:1, L = 100$ nm).

$$V_{\rm TH} = \frac{-\eta + \sqrt{\eta^2 - 4\sigma\xi}}{2\sigma},\tag{32}$$

where

$$\begin{split} \gamma &= \exp(-\alpha L), \\ \sigma &= \frac{1}{\gamma} - \sinh^2(\alpha L) - 2 + \gamma, \\ \eta &= V_{\text{bil}} \left(1 - \frac{1}{\gamma}\right) + \sinh^2(\alpha L) \cdot (2\phi_{\text{th}} - 2u) - V_{\text{bi2}}(1 - \gamma), \\ \xi &= V_{\text{bil}} V_{\text{bi2}} - \sinh^2(\alpha L) \cdot (\phi_{\text{th}} - u)^2, \end{split}$$

 $V_{\text{bil}} = V_{\text{bi, s-Si}}(1-\gamma) + V_{\text{DS}} - (u-v)\cosh(\alpha L_2) - v + u\gamma,$

$$\begin{split} V_{\rm bi2} &= V_{\rm bi, \, s\text{-}Si} \left(\frac{1}{\gamma} - 1 \right) - V_{\rm DS} + (u - v) \cosh(\alpha L_2) + v - \frac{u}{\gamma}, \\ u &= \frac{C_{\rm b}}{C_{\rm f}} V_{\rm SUB}^{'} - \frac{q N_{\rm A} t_{\rm Si}}{C_{\rm f}} - (V_{\rm FB1})_{\rm s\text{-}Si}, \\ v &= \frac{C_{\rm b}}{C_{\rm f}} V_{\rm SUB}^{'} - \frac{q N_{\rm A} t_{\rm Si}}{C_{\rm f}} - (V_{\rm FB2})_{\rm s\text{-}Si}. \end{split}$$



Fig. 3. Variation of surface potential of FD DMG SSOI MOSFET for different gate length ratios ($V_{\text{GS}} = 0.15$ V, $V_{\text{DS}} = 0.4$ V, L = 100 nm).

4. Results and discussion

To verify the proposed analytical model, the FD n-channel DMG SSOI structure shown in Fig. 1 was used. Typical values of work function for gate metals M1 and M2 were chosen as 4.77 eV and 4.10 eV, respectively. $t_f = 3 \text{ nm}, t_b = 100 \text{ nm}, t_{s-Si} = 6 \text{ nm}, V_{SUB} = 0 \text{ V}, N_A = 1 \times 10^{17} \text{ cm}^{-3}, N_{SUB} = 1 \times 10^{16} \text{ cm}^{-3}$.

Figure 2(a) shows the curve of the DMG MOSFET surface potential for different gate length ratios $(L_1/L_2 = 2: 1, 1: 1, 1)$ 1:2) and the SMG MOSFET surface potential against the horizontal distance x in the channel. From the comparison, there is a step change of the potential along the channel at the interface of M1 and M2 for the DMG MOSFET. Figure 2(b) shows the curve of surface potential against the horizontal distance x in the channel at different drain voltages. Due to the presence of DMG, there is no significant change in the potential under the gate M1 with increasing drain bias. Hence, the channel region under M1 is "screened" because of the changes in the drain potential, i.e., the drain voltage is not absorbed under M1 though it is absorbed under M2. As a consequence, $V_{\rm DS}$ has only a little influence on the drain current after saturation. The drain conductance is reduced. It is evident from the figure that the shift in position of the minimum potential is almost zero irrespective of the applied drain bias. This is a clear indication that the DIBL effect is considerably reduced for the DMG SSOI MOS-FET. Also, it can be seen that the surface potential under gates M1 and M2 increases with increasing strain X.

Figure 3 shows the variation of surface potential along the normalized channel portion for different gate length ratios $(L_1/L_2 = 2 : 1, 1 : 1, 1 : 2)$. The gate length *L* is 100 nm under conditions of different values of effective Ge mole fraction in the relaxed SiGe buffer (X = 0, X = 0.2 and X = 0.4). The surface potential changes greatly at the interface of M1 and M2 for the DMG SSOI MOSFET, which can suppress SCE due to the screening effect. As the gate length ratio is reduced, the abrupt change of the potential moves toward the source side. The surface potential increases with increasing strain *X*.

Figure 4 shows the variation of horizontal electric field of the FD DMG SSOI MOSFET for different gate length ratios. The point of maximum barrier lies at the interface of the two



Fig. 4. Variation of electric field of the FD DMG SSOI MOSFET for different gate length ratios and work functions of gate metal M1. X = 0.2, $V_{GS} = 0.15$ V, $V_{DS} = 0.4$ V.



Fig. 5. Variation of threshold voltage of FD DMG SSOI MOSFET for different Ge mole fractions and gate length ratios. $V_{DS} = 0.4$ V.

metal gates. As L_1 decreases or the L_1/L_2 ratio decreases, the point of peak electric field at the interface shifts toward the source end. This causes more uniformity of the electric field in the channel, resulting in a higher carrier drift velocity and device speed. The carrier transport efficiency increases with decreasing L_1 , which causes HCE to reduce and DIBL to improve. The peak electric field increases with the increasing work function of metal gate M1.

Figure 5 shows the variation of threshold voltage with the gate length for different Ge mole fractions and gate length ratios. It is observed that SCE become serious on decreasing the channel length ratios. It is also observed that the threshold voltage is lower for higher strain in the silicon film for a given channel length. The change with increasing Ge content X is due to a decrease in the flatband voltage, a decrease in the built-in potential barrier, and an earlier onset of inversion due to a decrease in ϕ_{th} .

The effect of DIBL can be explained by two methods: (1) a change in the position of the minimum surface potential $\Delta x_{\min} (\Delta x_{\min} = x_{\min}|_{V_{DS}=0V} - x_{\min}|_{V_{DS}=2V})$ with V_{DS} , i.e., $\Delta x_{\min}/\Delta V_{DS}$; (2) a change in the threshold voltage (ΔV_{th}) with



Fig. 6. Variation of change in minimum surface potential $\Delta x_{\min}/\Delta V_{DS}$ with gate length for different L_1/L_2 ratios at different values of effective Ge mole fraction in relaxed SiGe.



Fig. 7. $\Delta V_{\text{th}} / \Delta V_{\text{DS}}$ variation with different gate lengths (x = 0).

 $V_{\rm DS}$, i.e., $\Delta V_{\rm th}/\Delta V_{\rm DS}$. Figure 6 shows the $\Delta x_{\rm min}/\Delta V_{\rm DS}$ variation with gate length for different L_1/L_2 ratios and Ge mole fractions. When $L_1/L_2 = 1 : 2$ and X = 0, $\Delta x_{\rm min}/\Delta V_{\rm DS}$ is the minimum. This validates the DIBL reduction with increasing screen gate length (L_2) . It also validates the DIBL reduction with decreasing X.

Figure 7 shows the $\Delta V_{\text{th}}/\Delta V_{\text{DS}}$ variation with different gate lengths, for different gate length ratios. It may be seen that $\Delta V_{\text{th}}/\Delta V_{\text{DS}}$ is the lowest for the DMG SSOI MOSFET when $L_1/L_2 = 1:2$ and X = 0.

5. Conclusion

By developing a 2-D analytical model for surface potential and threshold voltage, the paper has examined the effectiveness of DMG structure in fully depleted SSOI MOSFETs to suppress SCE. The results unambiguously show that the introduction of the novel device leads to the suppression of SCE due to a step-function in the channel potential profile. The shift in surface channel potential minimum position is negligible with increasing drain bias. The electric field in the channel at the dimensional device simulator ISE.

drain end is reduced, which improves HCE. Further, it is clearly [seen that the DMG SSOI MOSFET gives rise to a desirable threshold voltage roll-off with decreasing channel length and improves the carrier transport efficiency. The derived analytical models are in good agreement with the results of the two-

References

- Trivedi V P, Fossum J G. Nanoscale FD/SOI CMOS: thick or thin BOX. IEEE Electron Device Lett, 2005, 26(1): 26
- [2] Chaudhry A, Kummar M J. Controlling short-channel effects in deep submicron SOI MOSFETs for improved reliability: a review. IEEE Trans Device Mater Rel, 2004, 4(1): 99
- [3] Kranti A, Haldar S, Gupta R S. An accurate two-dimensional CAD-oriented model of retrograde doped MOSFETs for improved short-channel performance. Microelectron Eng, 2001, 60(1): 261
- [4] Chaudhry A, Kummar M J. Investigation of the novel attributes of fully depleted dual-material gate SOI MOSFET. IEEE Trans Electron Devices, 2004, 51(9): 1463
- [5] Barraud S, Clavelier L, Ernst T. Electron transport in SOI strained-SOI and GeOI MOSFET by Monte–Carlo simulation. Solid State Electron, 2005, 49(7): 1090
- [6] Hoyt J L, Nayfeh H M, Eguchi S. Strained silicon MOSFET technology. IEDM Tech Dig, 2002: 23
- [7] Thompson S E, Armstrong M, Auth C. A logical nanotechnology featuring strained-silicon. IEEE Electron Device Lett, 2004, 25(4): 191
- [8] Saxena M, Haldar S, Gupta M. Design considerations for novel device architecture: hetero-material double-gate (HEM-DG) MOSFET with sub-100nm gate length. Solid State Electron, 2004, 48(7): 1167
- [9] Lim J S, Thompson S E, Fossum J G. Comparison of thresholdvoltage shift for uniaxial and biaxial tensile-stressed n-MOSFETs. IEEE Electron Device Lett, 2004, 25(11): 731

- [10] Kumar M J, Chaudhry A. Two-dimensional analytical modeling of fully depleted DMG SOI MOSFET and evidence for diminished SCEs. IEEE Trans Electron Devices, 2004, 51(4): 569
- [11] Rao R, Katti G, Havaldar D S, et al. Unified analytical threshold voltage model for non-uniformly doped dual metal gate fully depleted silicon-on-insulator MOSFETs. Solid State Electron, 2009, 53(3): 256
- [12] Ghyselen B, Hartmann J M, Ernst T. Engineering strained silicon on insulator wafers with the smart cut technology. Solid State Electron, 2004, 48(8): 1285
- [13] Mizuno T, Sugiyama N, Kurobe A. Advance SOI p-MOSFETs with strained-Si channel on SiGe-on-insulator substrate fabricated by SIMOX technology. IEEE Trans Electron Devices, 2001, 48(10): 1612
- [14] Yin H Z, Hobart K D, Peterson R L. Ultrathin strained-SOI by stress balance on compliant substrates and FET performance. IEEE Trans Electron Devices, 2005, 52(10): 2207
- [15] Yong KK. Short-channel effect in fully depleted SOI MOSFETs. IEEE Trans Electron Devices, 1989, 36(2): 399
- [16] Zhou X. Exploring the novel characteristics of hetero-material gate field-effect transistors (HMGFETs) with gate material engineering. IEEE Trans Electron Devices, 2000, 47(1): 113
- [17] Miyamoto M, Toyota K, Seki K. An asymmetrically doped buried-layer (ADB) structure for low-voltage mixed analogdigital CMOS LSIs. IEEE Trans Electron Devices, 1999, 46(8): 1969
- [18] Goel K, Saxena M, Gupta M. Two-dimensional analytical threshold voltage model for DMG epi-MOSFET. IEEE Trans Electron Devices, 2005, 52(1): 23
- [19] Venkataraman V, Nawal S, Kumar M J. Compact analytical threshold-voltage model of nanoscale fully depleted strained-Si on silicon-germanium-on-insulator (SGOI) MOSFETs. IEEE Trans Electron Devices, 2007, 54(3): 554
- [20] Kumar M J, Venkataraman V, Nawal S. A simple analytical threshold voltage model of nanoscale single-layer fully depleted strained-silicon-on-insulator MOSFETs. IEEE Trans Electron Devices, 2006, 53(3): 2500