

Deep submicron PDSOI thermal resistance extraction*

Bu Jianhui(卜建辉), Bi Jinshun(毕津顺), Xi Linmao(习林茂), and Han Zhengsheng(韩郑生)[†]

(Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China)

Abstract: Deep submicron partially depleted silicon on insulator (PDSOI) MOSFETs with H-gate were fabricated based on the 0.35 μm SOI process developed by the Institute of Microelectronics of the Chinese Academy of Sciences. Because the self-heating effect (SHE) has a great influence on SOI, extractions of thermal resistance were done for accurate circuit simulation by using the body-source diode as a thermometer. The results show that the thermal resistance in an SOI NMOSFET is lower than that in an SOI PMOSFET; and the thermal resistance in an SOI NMOSFET with a long channel is lower than that with a short channel. This offers a great help to SHE modeling and parameter extraction.

Key words: thermal resistance; self heating effect; PDSOI

DOI: 10.1088/1674-4926/31/9/094001 **PACC:** 7340Q

1. Introduction

Reduced body effects, freedom from latch-up, and excellent soft-error immunity have made silicon-on-insulator (SOI) technologies very attractive for future high-speed operation of complementary metal-oxide-semiconductor field effect transistors (CMOSFETs)^[1]. SOI MOSFETs also offer significant power reduction as compared with bulk MOSFETs due to the reduced parasitic capacitance. Meanwhile, the low thermal conductivity of the thick buried oxide inhibits cooling of SOI devices, leads to the rise of the temperature, and causes a severe self-heating-effect (SHE)^[2, 3]. This may degrade the carrier mobility, increase the junction leakage, enhance the impact ionization rate, and cause negative differential conductance in the saturation region^[4]. It should be noted that SHE is significant in the DC characteristics when the device power dissipation is high, but it will disappear at high frequency. Therefore, we should extract the SHE parameters for accurate circuit simulation^[5].

In BSIMSOI4.0, SHE is modeled by an auxiliary $R_{\text{th}}C_{\text{th}}$ circuit as shown in Fig. 1. The temperature node (T node) will be created in SPICE simulation if the self-heating selector shMod is ON and the thermal resistance (R_{th}) is non-zero. The T node is treated as a voltage node and is connected to ground through a thermal resistance R_{th} and a thermal capacitance C_{th} . Although an analytical model of R_{th} is provided by Ref. [6], R_{th} in fact strongly depends on technology and therefore needs to be characterized experimentally for each technology. There have been some methods to extract R_{th} , such as using a polysilicon gate as a temperature-sensing resistor or PIV, and these methods need a new test structure or valuable test equipment. In this paper, R_{th} is extracted using the body-source diode as a thermometer. R_{th} of an SOI NMOSFET is compared with that of an SOI PMOSFET, and also that of SOI NMOSFETs with different channel lengths. Unfortunately, C_{th} is not referred to in this paper.

2. Experiment

PDSOI MOSFETs with H-gate were fabricated using the

0.35 μm SOI process developed by the Institute of Microelectronics of the Chinese Academy of Sciences (IMECAS). They were fabricated on UNIBOND SOI wafers. The thickness of the buried oxide, the top silicon film and the gate oxide is 400 nm, 175 nm and 13 nm, respectively. Local oxidation of silicon (LOCOS) was performed to fully consume the active silicon layer in the isolation region. Arsenic was implanted at an energy of 100 keV to form the source/drain. TiSi_2 was formed in the source/drain region.

The body-source diode is used as a thermometer to extract R_{th} , and R_{th} is shown as^[7]

$$R_{\text{th}} = \frac{\Delta \text{Temperature}}{\Delta \text{Power}} = \frac{d(\lg I_{\text{bs}})/dP}{d(\lg I_{\text{bs}})/dT}. \quad (1)$$

Firstly, we test the current of the body-source diode (I_{bs}) at different powers with the bias configuration presented in Fig. 2. To prevent the influence of the body-drain diode, the body-drain diode is backward biased. We can get linebreak $d(\lg I_{\text{bs}})/dP$ from this test. Actually, the change of I_{bs} in this test is caused by the rise of temperature, which is the result of the low thermal conductivity of the thick buried oxide. Then, we test I_{bs} at different temperatures with the bias configuration presented in Fig. 3. Because the body-drain diode current also flows through the body, we measure I_{bs} from the source end. We can get $d(\lg I_{\text{bs}})/dT$ from this test. Then R_{th} is calculated from Eq. (1). Normalized thermal resistance (R_{th0}) can be found by $R_{\text{th0}} = R_{\text{th}}W$ based on BSIMSOI4.0. It should be no-




Fig. 1. Equivalent circuit for self-heating simulation.

* Project supported by the State Key Development Program for Basic Research of China (No. 2006CB3027-01).

[†] Corresponding author. Email: zshan@ime.ac.cn

Received 9 March 2010, revised manuscript received 1 April 2010

© 2010 Chinese Institute of Electronics




Fig. 2. Bias configuration for $d(\lg I_{bs})/dP$.




Fig. 3. Bias configuration for $d(\lg I_{bs})/dT$.




Fig. 4. I_{bs} at different V_{gs} .

It is noted that the voltage between body and source (V_{BS}) should be the same in the calculations of $d(\lg I_{bs})/dP$ and $d(\lg I_{bs})/dT$, and it is 0.7 V in this paper.

3. Results and discussions

If the device is biased as in Fig. 2, the parasitic BJT will work, and this will influence the measurement of I_{bs} . To prove that the change of I_{bs} is mainly caused by the power dissipation of the device, we compared I_{bs} between $V_{GS} = 0$ V and $V_{GS} = 3.3$ V, as shown in Fig. 4. This demonstrates that the parasitic BJT has little influence on I_{bs} . The reason that I_{bs} is higher at $V_{GS} = 0$ V than $V_{GS} = 3.3$ V when V_{DS} is low is that high V_{GS} degrades the carrier mobility.




Fig. 5. I_{bs} at different powers.




Fig. 6. I_{bs} at different temperatures.

Figure 5 shows the I_{bs} at different powers of an SOI NMOS, and the channel width and length are $20 \mu\text{m}$ and $0.8 \mu\text{m}$, respectively. We can get $d(\lg I_{bs})/dP$ from the slope of this line. Figure 6 shows the I_{bs} at different temperatures, and then $d(\lg I_{bs})/dT$ is obtained from the slope of this line. From Eq. (1), we can figure out that R_{th} of this device is $3466.19 \text{ }^\circ\text{C/W}$, and R_{th0} based on this device is $0.0693 \text{ m}^\circ\text{C/W}$. We have also extracted the R_{th} of an SOI PMOS with the same channel width and length. R_{th} is $3987.50 \text{ }^\circ\text{C/W}$ and R_{th0} is $0.0798 \text{ m}^\circ\text{C/W}$. So we can easily find that R_{th0} of NMOS is lower than PMOS. The reason for this is that the channel doping of NMOS is higher than PMOS. However, the power of NMOS is much higher in the saturation region than PMOS due to the high mobility of electrons, so the SHE of NMOS is much more severe than PMOS; this is tested by our experiments and is shown in Fig. 7.

Because $R_{th0} = R_{th}W$ in BSIMSOI4.0, it means R_{th0} has nothing to do with channel length. But that is not the case in our experiments. Table 1 shows the R_{th} and R_{th0} of devices with different channel lengths. It indicates that the longer the channel is, the lower the R_{th0} is. For the devices with H gate, the body contact provides a way to dissipate heat. The devices with longer channels have more body contacts, so the R_{th0} based on the devices with longer channels is lower. Therefore, it is essential to add the parameter L in the calculation of R_{th} , and this




Fig. 7. SHE of NMOS and PMOS with the same W/L .

Table 1. R_{th} and R_{th0} based on devices with different channel lengths.

W/L	10/0.8	10/1.2	10/5
R_{th} ($^{\circ}C/W$)	6396.80	2202.49	2047.06
R_{th0} ($m^{\circ}C/W$)	0.0640	0.0220	0.0205

can be achieved in the model card by using the Macro model.

4. Conclusion

In this paper, R_{th} and R_{th0} of MOSFETs fabricated based

on the $0.35 \mu m$ SOI process developed by IMECAS have been extracted by using the body-source diode as a thermometer. The results indicate that R_{th} of NMOS is lower than PMOS in our process, and R_{th} of devices with long channels is lower than those with short channels. This work offers a great help to SHE modeling and the extraction of SHE model parameters.

References

- [1] Chang C Y, Chang S J, Cha T S, et al. Reduced reverse narrow channel effect in thin SOI nMOSFETs. *IEEE Electron Device Lett*, 2000, 21(9): 460
- [2] Su L T, Goodson K E, Antoniadis D A, et al. Measurement and modeling of self-heating effects in SOI NMOSFETS. *Proceedings of IEDM*, 1992: 357
- [3] He Ping, Liu Litian, Tian Lilin, et al. Measurement of thermal conductivity of buried oxides of SOI by SIMOX. *Chinese Journal of Semiconductors*, 2003, 24(10): 1063
- [4] BSIMSOI4.0 MOSFET Model Users' Manual, 2005
- [5] Jin W, Liu W D, Fung S K H, et al. SOI thermal impedance extraction methodology and its significance for circuit simulation. *IEEE Trans Electron Devices*, 2001, 48(4): 730
- [6] Su L T, Chung J E, Antoniadis D A, et al. Measurement and modeling of self-heating in SOI NMOSFET's. *IEEE Trans Electron Devices*, 1994, 41(1): 69
- [7] Wan H, Su P, Fung S K H, et al. RF modeling for FDSOI MOSFET and self heating effect on RF parameter extraction. *Nanotech*, 2005