# Above 700 V superjunction MOSFETs fabricated by deep trench etching and epitaxial growth

Li Zehong(李泽宏)<sup>1,†</sup>, Ren Min(任敏)<sup>1</sup>, Zhang Bo(张波)<sup>1</sup>, Ma Jun(马俊)<sup>1</sup>, Hu Tao(胡涛)<sup>1</sup>, Zhang Shuai(张帅)<sup>2</sup>, Wang Fei(王非)<sup>2</sup>, and Chen Jian(陈俭)<sup>2</sup>

(1 State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology, Chengdu 610054, China)

(2 Shanghai Hua Hong NEC Electronics Company Limited, Shanghai 2012064, China)

**Abstract:** Silicon superjunction power MOSFETs were fabricated with deep trench etching and epitaxial growth, based on the process platform of the Shanghai Hua Hong NEC Electronics Company Limited. The breakdown voltages of the fabricated superjunction MOSFETs are above 700 V and agree with the simulation. The dynamic characteristics, especially reverse diode characteristics, are equivalent or even superior to foreign counterparts.

Key words: superjunction; deep trench etching; epitaxial growth; power MOSFET DOI: 10.1088/1674-4926/31/8/084002 EEACC: 2570

# 1. Introduction

There exists a trade-off relationship between specific onstate resistance  $(R_{on})$  and breakdown voltage (BV) for conventional power MOSFETs  $(R_{on} \propto BV^{2.5})^{[1]}$ , which limits the application of power MOSFETs in many fields. In the 1990s, a new structure called a composite buffer layer or superjunction (SJ) was proposed to overcome the theoretical silicon limit<sup>[2-9]</sup>. The specific  $R_{on}$  of the SJ structure is approximately linear with BV; therefore SJ power devices have attracted tremendous attention from researchers. CoolMOS<sup>TM</sup>, an SJ-MOSFET, was introduced to the market by the Infineon Company in 1998<sup>[10]</sup>. Compared to a traditional vertical double diffused MOSFET (VDMOSFET) with the same chip area, CoolMOS<sup>TM</sup> offers extremely low static and dynamic losses. Several methods of fabricating SJ structures have been investigated in the last decade<sup>[11, 12]</sup>. However, domestic research on superjunction fabrication has rarely been reported, because the breakdown voltage of the SJ devices is very sensitive to the charge mismatch, which makes the device manufacture a very challenging task. In this paper, we report a silicon SJ power MOSFET with a breakdown voltage above 700 V. The device was achieved by deep trench etching and epitaxial growth, based on the process platform of the Shanghai Hua Hong NEC Electronics Company Limited.

# 2. Basic structure

Figure 1 shows the basic structure of an SJ power MOS-FET. The drain, gate and source of the device are represented by D, G and S, respectively.

The SJ-MOSFET is based on the MOSFET principle, but the N-drift region of the standard power MOSFET is replaced by alternatively stacked, heavily doped P- and N-type semiconductor pillars. This means that the electric field is built up not only in the vertical direction as in standard power MOSFETs, but also in the horizontal direction. Therefore, the SJ-MOSFET allows the breakdown voltage to be dependent just on the drift region thickness and independent of the drift region doping concentration if both P and N pillars are completely depleted before the breakdown. In this situation, the breakdown voltage is independent of the drift region doping, and the SJ-MOSFET has 5–100 times lower specific on-resistance than conventional high voltage MOSFETs. The on-state resistance is not proportional to the breakdown voltage raised to the power of 2.5 as in the traditional MOSFET, but is approximately linear with the breakdown voltage. Different power law relationships between the avalanche breakdown voltage and the specific on-resistance for SJ-MOSFETs have been obtained by several authors<sup>[5, 13–15]</sup>.

#### 3. Simulation

Appropriate control of the N- and P-pillars' charges improves the performance and robustness of the SJ-MOSFET. Therefore the shapes and doping concentrations of the pillars are the most important design parameters. For this purpose,



Fig. 1. Basic structure of an SJ power MOSFET.

† Corresponding author. Email: lizh@uestc.edu.cn

© 2010 Chinese Institute of Electronics

Received 23 March 2010, revised manuscript received 5 April 2010



Fig. 2. Schematic diagrams of (a) rectangular trench and (b) trapeziform trench.



Fig. 3. Simulation of an SJ-MOSFET with rectangular trenches.

two types of trench structures, rectangular and trapeziform, were simulated by the 2-D simulator, Medici<sup>[16, 17]</sup>. Figures 2(a) and 2(b) show schematic diagrams of the two structures, where P-pillar, N-EPI and P-body correspond to P<sup>-</sup>, N<sup>-</sup> and P<sup>+</sup> in Fig. 1, respectively. The widths, depths and interspaces of the P-pillars are 5  $\mu$ m, 35  $\mu$ m and 10  $\mu$ m, respectively. The SJ-MOSFET was fabricated on N-type silicon substrate. The epitaxial layer parameters, including resistivity and thickness, are mainly determined by the breakdown voltage; on the other hand, the effects of these parameters on the on-state resistance must be taken into account. By theoretical analysis and simulation, we choose a phosphorus-doped epitaxial layer of  $\rho = 7.5 \ \Omega \cdot cm$  and 45  $\mu m$  in thickness. The boron impurity concentration in the P-pillar was  $2.0 \times 10^{15}$  cm<sup>-3</sup>. The boron ion implantation energy and dose in the P-body were 120 keV and  $6.0 \times 10^{13}$  cm<sup>-3</sup>, respectively.

Figure 3 shows a simulation of an SJ-MOSFET with rectangular trenches. The breakdown voltage is about 738 V. Figure 4 shows a simulation of an SJ-MOSFET with trapeziform trenches. The breakdown voltage is about 665.9 V. As we all know, the breakdown voltage in the charge balance condition  $(Q_p = Q_n; Q_p \text{ and } Q_n \text{ are the p- and n-pillar charges, respec$ tively) is much higher than that in the charge imbalance condi $tion <math>(Q_p \neq Q_n)^{[13]}$ . It is easier to obtain charge balance in the rectangular trench since its charge distribution is more uniform under our process conditions. The simulation shows that the rectangular trench has relatively flat equi-potential lines and thus a more uniform electric field distribution compared to the trapeziform one. Therefore, the rectangular trench was chosen in our experiments.

# 4. Experimental results and discussion

To fabricate an SJ-MOSFET, trench-filling SJ technology to achieve P-pillars has been developed. At first, dioxide is patterned for the hard masks against dry etching. Next, trenches are formed by deep trench etching. Then the trenches are filled with boron-doped epitaxial monocrystalline silicon layers. In



Fig. 4. Simulation of an SJ-MOSFET with trapeziform trenches.



Fig. 5. Scanning electron microscopy (SEM) images of the cross-sections. (a) Deep trench etching. (b) Epitaxial growth.



Fig. 6. Measured *I–V* curve of the fabricated SJ-MOSFET. (a) Breakdown voltage. (b) Threshold voltage. (c) Output characteristics.

order to obtain rectangular trenches, the process conditions and flows should be controlled carefully and precisely. Figure 5 illustrates the cross-sections of the rectangular trenches and Ppillars. The trenches have very abrupt sidewalls, and neither microscopic defects nor voids have been observed after epitaxial growth. P-body and  $N^+$  source were fabricated by ion implantation and drive-in diffusion, just as in a conventional VDMOSFET.

	Parameter	This work	IPx60R380C6 <sup>[18]</sup>	Unit
$C_{\rm iss}$	Input capacitance	1029.2	700	pF
$C_{\rm rss}$	Reverse transfer capacitance	4.2	—	pF
$C_{\rm oss}$	Output capacitance	72.8	46	pF
$T_{\rm d(on)}$	Turn-on delay time	15.2	15	ns
$T_{\rm rise}$	Rise time	23.1	10	ns
$T_{\rm d(off)}$	Turn-off delay time	28.4	110	ns
$T_{\text{fall}}$	Fall time	13.6	9	nS
$Q_{gs}$	Gate-to-source charge	5.2	4	nC
$Q_{\rm gd}$	Gate-to-drain ('Miller') charge	7.3	16	nC
$Q_{\rm g}$	Total gate charge	19.1	32	nC
t <sub>rr</sub>	Reverse recovery time	124.0	293	ns
<i>I</i> <sub>rrm</sub>	Reverse recovery current	11.8	21	Α
$Q_{\rm rr}$	Reverse recovery charge	733.2	3300	nC

Table 1. Dynamic characteristics.



Fig. 7. Statistical characteristic data of the fabricated 800 chips. (a) Breakdown voltage. (b) Gate–source leakage current. (c) On-state resistance. (d) Diode forward voltage.

Table 2. Test conditions.			
Parameter	Test condition		
I <sub>GSS1</sub>	$V_{\rm gs} = -30$ V, $V_{\rm ds} = 0$ V		
I <sub>GSS2</sub>	$V_{\rm gs} = +30 \text{ V}, V_{\rm ds} = 0 \text{ V}$		
$B_{\rm VDSS}$	$V_{\rm gs} = 0$ V, $I_{\rm d} = 250~\mu$ A		
$R_{\rm DSON}$	$V_{\rm gs} = 10$ V, $I_{\rm d} = 1$ A		
$V_{\rm FSD}$	$V_{\rm gs} = 0$ V, $I_{\rm s} = 1$ A		

Figure 6 shows the measured I-V curves for the SJ-MOSFET. The breakdown voltage and threshold voltage are approximately 750 V and 4 V, coordinating with the simulation. As shown in Table 1, the dynamic characteristics of our SJ-MOSFET, especially the reverse diode characteristics, are equivalent or even superior to the IPx60R380C6 by Infineon.

In order to check the feasibility and reliability of the design and process, we have produced and measured about 800

084002-4

chips. The test conditions are exhibited in Table 2. The test results in Fig. 7 demonstrate that the design and process of the SJ-MOSFET are available, but the uniformity of the process needs to be improved. Inappropriate resistivity and thickness of the epitaxial layer resulted in big on-state resistances of the fabricated SJ-MOSFETs.

# 5. Conclusions

Two types of trench structure for 700 V SJ-MOSFETs have been simulated. It has been found that the rectangular trench has a higher breakdown voltage because it develops a flatter electric field distribution compared to the trapeziform one. An SJ process of deep trench etching and epitaxial growth has been developed based on the process platform of HH NEC. The fabricated SJ-MOSFETs have equivalent or superior dynamic performances to their foreign counterparts.

# References

- Deboy G, Marz M, Stengl J P, et al. A new generation of high voltage MOSFETs breaks the limit line of silicon. IEDM Technical Digest, 1998: 683
- [2] Chen X B. Semiconductor power devices with alternating conductivity. US Patent, 5216275, 1993
- [3] Tihanyi J. Power MOSFET. US Patent, 5438215, 1995
- [4] Chen X B. Theory of a novel voltage sustaining (CB) layer for power devices. Chinese Journal of Electronics, 1998, 7(3): 211
- [5] Fujihira T. Theory of semiconductor superjunction devices. Jpn J Appl Phys, 1997, 36: 6254
- [6] Lorenz L, Marz M, Deboy G. Improved MOSFET—an important milestone towards a new MOSFET generation. PCIM, 1998: 14
- [7] Zhang B, Xu Z, Huang A Q. Analysis of the forward biased safe operating area of the super junction MOSFET. IEEE Proceedings of the 12th International Symposium on Power Semiconductor Devices & ICs, 2000: 37
- [8] Wolfgang E, Niedernnostheide F J, Reznik D, et al. Advances in power electronic devices. International Electric Machines and Drives Conference, 1999: 4
- [9] Wang H, Napoli E, Udrea F. Breakdown voltage for superjunction power devices with charge imbalance: an analytical model valid

for both punch through and non punch through devices. IEEE Trans Electron Devices, 2009: 3175

- [10] Lorenz L, Deboy G, Knapp A, et al. CoolMOS<sup>TM</sup>—a new milestone in high voltage power MOS. The 11th International System on Power Semiconductor Devices and ICs, 1999: 3
- [11] Hattori Y, Nakashima K, Kuwahara M, et al. Design of a 200 V super junction MOSFET with n-buffer regions and its fabrication by trench filling. Proc ISPSD, 2004: 189
- [12] Iwamoto S, Takahashi K, Kuribayashi H, et al. Above 500 V class superjunction MOSFETs fabricated by deep trench etching and epitaxial growth. Proceedings of the 17 International Symposium on Power Semiconductor Devices & IC's, 2005: 31
- [13] Shenoy P M, Bhalla A, Dolny G M. Analysis of the effect of charge imbalance on the static and dynamic characteristics of the super junction MOSFET. The 11th International System on Power Semiconductor Devices and ICs, 1999: 99
- [14] Chen X B, Sin J K O. Optimization of the specific on-resistance of the COOLMOS. IEEE Trans Electron Devices, 2001: 344
- [15] Pattanayak D N, Bai Y, Owyang K. Low-voltage superjunction technology. IET Circuits Devices Syst, 2007, 1(5): 347
- [16] TSUPREM4 user's manual. Avant Corporation, 2004
- [17] Medici user's manual. Avant Corporation, 2004
- [18] IPx60R380C6 datasheet. Infineon Company