

Mathematical modeling of nanoscale MOS capacitance in the presence of depletion and energy quantization in a poly-silicon gate

Amit Chaudhry^{1,†} and J. N. Roy²

(1 Institute of Engineering and Technology, Panjab University, Chandigarh 91160047, India)

(2 Solar Semiconductor Pvt. Ltd., Hyderabad 91510001, India)

Abstract: A model has been developed to study the effect of depletion and energy quantization at the poly-silicon/oxide interface on the behavior of a nanometer scale n-MOSFET. A model of inversion charge density, including the inversion layer quantization using the variation approach in the substrate, has also been produced. Using the exact calculations of the polygate potential under the depletion and quantization conditions, a $C-V$ model has been developed. All the results have been compared with the numerical models reported in existing literature and they show good agreement.

Key words: BSIM; inversion layers; MOS devices; quantization; poly-depletion; poly-quantization

DOI: 10.1088/1674-4926/31/11/114001 **EEACC:** 2570

1. Introduction

MOSFET modeling is facing difficulties in achieving the accurate description of extremely scaled down devices. The reason is that many complicated new phenomena are emerging that are not easy to describe. One such phenomenon arising out of down scaling the MOSFET is the failure of classical physics at the nanometer (nm) scale. As complementary metal oxide semiconductor (CMOS) technology scales down aggressively, it approaches a point where classical physics is not sufficient to explain the behavior of a MOSFET. At this classical physics limit, quantum mechanics has to be taken into account to accurately assess the overall performance of a MOSFET. Therefore, to predict the behavior of these devices and fabricate them at the nanometer scale, a thorough understanding of quantum mechanical effects (QME) is a must. Simple analytical models of MOSFETs including QME are needed for the computer-aided design of digital and analog integrated circuits at the nanometer scale containing thousands to millions of transistors on a silicon chip. One of the major effects in nanoscale MOSFETs is the inversion layer quantization. Accurate modeling of energy quantization in the substrate has received considerable attention, resulting in semi-analytical models. However, much less research has been carried out on energy quantization in poly-silicon gates at the nanometer scale. Those models developed so far are mainly numerical. Moreover, the oxide/poly-silicon interface has always been described classically. In this paper, an attempt is made to study the inversion layer quantization in the substrate by including the effect of inversion layer quantization and depletion in the poly-silicon gate also.

2. MOSFET models

First, the charge based models include the basic simulation program with integrated circuit emphasis (SPICE) Level 1, Level 2, Level 3 and BSIM (Berkeley short channel insulated

gate field effect transistor model) models and the other advanced models, such as BSIM 4 and 5^[1-5]. Second, the potential based models include the surface potential (SP) model, MOS model 11 and hiroshima starc insulated gate field effect transistor model (HiSIM) model^[6-9]. Third, the conductance based models include the Enz, Krummenacher, Vittoz (EKV) model^[10]. In the modeling research area, attempts are being made to include the QME in these standard models also. The other models that include the energy quantization effects though empirical in nature are the Hansch model^[11], Van Dort model^[11], inversion charge model^[12], etc. A conclusion that can be inferred is that, although attempts are being made to include QME in MOSFET models all over the world in the integrated circuit (IC) industry, a model largely analytical in nature including QME in all sections of the nanoscale MOSFET is still to be developed.

3. Energy quantization modeling

Solving the Poisson equation in the inverted MOSFET substrate channel, we get the total charge density Q_s ^[13],

$$Q_s = -(2qN_a e_{si} e_o)^{1/2} \left[\phi_s + V_t e^{-2\phi_f/V_t} \left(e^{\phi_s/V_t} - 1 \right) \right]^{1/2}, \quad (1)$$

where q is the electron charge, e_{si} is the silicon relative permittivity, e_o is the permittivity of free space, ϕ_s is the surface potential, ϕ_f is the Fermi potential, N_a is the substrate concentration and $V_t = kT/q$ is the thermal potential.

Similarly, the depletion charge Q_b is approximated as

$$Q_b = -(2e_{si} e_o q N_a \phi_s)^{1/2}. \quad (2)$$

Therefore, the inversion charge density Q_{inv} is given by Eqs. (1) and (2),

[†] Corresponding author. Email: amit_chaudhry01@yahoo.com

Received 14 April 2010, revised manuscript received 21 June 2010




Fig. 1. Simulated results of quantum mechanical inversion charge density with gate voltage under the following model parameters: substrate doping 10^{18} cm^{-3} and oxide thickness 1.5 nm.




Fig. 2. Poly-silicon gate depletion in a MOSFET.

weak inversion surface potential, $x = V_{gs} - V_{fb} - f$, and $y = \phi_{swi} - f$.

The quantum surface potential is given by

$$\phi_{sqm} = 2\phi_f + \delta\phi. \tag{8}$$

Using the surface potential model Eq. (7) in Eqs. (2) and (3), we can calculate explicitly the inversion charge density and the depletion charge density. The shift in the surface potential due to inversion layer quantization in the substrate can hence be calculated from Eq. (6). Using Eqs. (6)–(8), the quantum depletion charge density Eq. (2) and inversion charge density Eq. (3) can be evaluated for the quantum mechanical case.

The results in Fig. 1 match quite closely the BSIM 5 results^[15]. The results show that the energy quantization leads to reduced inversion charge densities and increased electrostatic potential in the substrate. It has been analytically proved that the classical theory overestimates the value of the inversion layer charge density as compared to the quantum mechanical charge density.

4. Poly-silicon depletion

Poly-silicon gates are used in nanometer MOSFETs instead of metal gates in order to minimize the work function difference in the MOSFET, hence to reduce the flat band voltage and thus the threshold voltage. The poly-silicon gates are of n-type in n-MOSFETs. So, as the gate voltage is increased, the potential drops across the poly-silicon gate also. This causes the charge carriers in the gate to become depleted and expose the donor ions. This causes depletion in the gate and is called the poly-silicon gate depletion effect, as shown in Fig. 2. This potential thus reduces the effective voltage in the oxide and the substrate. The reduced voltage in the substrate causes less inversion charge and ultimately less drain current, which is a big cause of concern for the circuits.

Various models^[16–18] have already been reported for estimating the poly-silicon gate depletion potential, but most of them are either empirical or too complex in a modeling procedure. The applied gate to source voltage is distributed across the poly-silicon gate, oxide and silicon substrate, as shown in Fig. 3.

Applying the voltage equality at the poly-silicon gate, we get

$$Q_{inv} = -\gamma C_{ox} \left[\left(\phi_s + \frac{kT}{q} \exp \frac{q(\phi_s - 2\phi_f)}{kT} \right)^{1/2} - (\phi_s)^{1/2} \right], \tag{3}$$

where γ is the body effect parameter $= (2qN_a e_{si} e_o)^{1/2} / C_{ox}$ and C_{ox} is the unit area oxide capacitance (F/cm^2).

The main problem with Eq. (3) is that the surface-potential has to be evaluated explicitly in all the regions of electron inversion, and then only can Equation (3) be solved. An explicit solution has been evaluated in Ref. [14].

The wave function solution of Schrödinger's equation is given by using the variation approach^[15],

$$\psi(x) = \frac{b^{3/2} x}{\sqrt{2}} \exp \left(\frac{-bx}{2} \right), \tag{4}$$

where b is a constant and given by

$$b = \left[\frac{48\pi^2 m^* q^2}{e_{si} e_o h^2} (0.33 Q_{inv} + Q_{dep}) \right]^{1/3},$$

where m^* is the effective quantization mass.

The corresponding shift in the energy^[14] is given by

$$E_o = \frac{3h^2 b^2}{8m^*}. \tag{5}$$

Hence the shift in the surface potential is

$$\delta\phi = E_o/q. \tag{6}$$

Equation (6) is then included in the explicit surface potential expression given by^[13]

$$\phi_s = f + a, \tag{7}$$

where

$$f = \phi_f + 0.5\phi_{swi} - 0.5 \left[(\phi_{swi} - 2\phi_f)^2 + 0.0016 \right]^{1/2}, a = 0.025 \ln \left\{ \left[x - y (1 + 100y^2)^{-1/2} \right]^2 (0.16\gamma)^{-2} - 40f + 1 \right\},$$

$$\phi_{swi} = \left[(V_{gs} - V_{fb} + 0.25\gamma^2)^{1/2} - 0.5\gamma \right]^2, \phi_{swi} \text{ is the}$$




Fig. 3. Variation in potential in the poly-silicon gate.

$$V_{gs} = V_{ox} + V_{fb} + \phi_{sqm} + V_p, \quad (9)$$

where V_{ox} is the oxide potential, V_{fb} is the flat band voltage, V_p is the poly-silicon gate potential, V_{bs} is the Body voltage = 0 and $V_{gb} = V_{gs}$.

The poly-silicon gate potential is also expressed in terms of a polygate electrical field as

$$V_p = X_d E_p, \quad (10)$$

where E_p is the electric field in the poly-silicon gate and X_d is the depletion thickness in the poly-silicon gate.

Using gauss law by equating charges at the oxide and substrate interface, we get

$$e_{si} E_p = e_{ox} E_{ox}, \quad (11)$$

where e_{ox} is the relative permittivity of silicon oxide.

From Eqs. (9)–(11), we get

$$V_p = X_d (e_{ox}/e_{si}) E_{ox}. \quad (12)$$

Also, the oxide electrical field is

$$E_{ox} = V_{ox}/t_{ox}, \quad (13)$$

and the depletion depth in the uniformly doped polygate is

$$X_d = (2e_o e_p V_p / q N_{poly})^{1/2}. \quad (14)$$

From Eqs. (11)–(14), we get

$$V_p = 0.25 \left[-\gamma_p + \left\{ \gamma_p^2 + 4 (V_{gs} - V_{fb} - \phi_{sqm}) \right\}^{1/2} \right]^2, \quad (15)$$

where γ_p is the body coefficient of the poly-silicon gate = $(2q e_o e_p N_{poly})$, e_p is the relative permittivity of polygate, and N_{poly} is the polygate doping concentration.

5. Poly-silicon energy quantization

When the gate voltage is applied, a potential drop across the poly-silicon gate causes depletion in the poly-silicon gate also. Due to strong electrical fields, the energy levels in the poly-silicon gate are also quantized at the poly-silicon gate/SiO₂ interface. Hence, there is a shift in the poly-silicon gate potential at the poly-gate/SiO₂ interface. This shift can be analyzed in a way similar to the shift in surface potential in the

MOSFET channel using the variation approach. Various models have been reported in Refs. [19, 20], but most of these models are numerical and hence complex, and cannot be included in the circuit simulators.

The inversion charge density is not so high in poly-silicon gates as the doping concentration is very high-of the order of $1 \times 10^{20} \text{ cm}^{-3}$. Neglecting inversion charge density in the poly-silicon gate, we get from Eq. (4) the change in poly-silicon gate potential (δV_p) due to energy quantization and hence adding the poly quantization potential in the surface poly potential. The shift in the poly gate potential can be evaluated as.

Equation (4) can be changed for the case of inversion layer quantization in the polygate as

$$b_{poly} = \left[\frac{48\pi^2 m^* q^2}{\epsilon_{si} \epsilon_0 h^2} Q_{dep} \right]^{1/3}. \quad (16)$$

The corresponding shift in the energy^[14] is given by

$$E_{o,poly} = \frac{3h^2 b_{poly}^2}{8m^*}. \quad (17)$$

Hence the shift in the surface potential is

$$\delta V_p = E_{o,poly}/q. \quad (18)$$

The shift in polygate potential is evaluated as

$$V_{pQM} = V_p + \delta V_p. \quad (19)$$

So, Equation (16) affects the inversion charge density in the substrate as obtained in Eq. (18),

$$Q_{inv-FQ} = C_{ox} (V_{gs} - V_{fb} - \phi_{sqm} - V_{pQM}) - Q_{bQM}, \quad (20)$$

where the depletion charge density considering inversion layer quantization in the substrate is

$$Q_{bQM} = -(2e_{si} e_o q N_a \phi_{sqm})^{1/2}. \quad (21)$$

Equation (14) is upgraded for the inversion layer quantization in the polygate also as

$$X_{dQM} = (2e_o e_p V_{pQM} / q N_{poly})^{1/2}. \quad (22)$$

The full capacitance model can be derived as

$$C_{fQM} = (1/C_{ox} + 1/C_s + 1/C_{pdqm})^{-1}, \quad (23)$$

where C_{invqm} and C_{deplqm} are the inversion layer capacitance and depletion layer capacitance in the presence of inversion layer quantization in the substrate. C_{deplqm} is obtained by differentiating Eq. (2) and including $\phi_s = \phi_{sqm}$. C_{invqm} is obtained by differentiating Eq. (3) and including $\phi_s = \phi_{sqm}$. The other term C_{pdqm} is $e_o e_{si} / X_{dqm}$, where X_{dqm} is found from Eq. (20).

The effect of poly-depletion and poly-quantization has been included in the calculation of $C-V$ characteristics by effectively increasing the gate oxide thickness. Then, the computations are performed and the results are obtained. The results in Fig. 4 have been obtained using doping concentration $N_a = 1 \times 10^{18} \text{ cm}^{-3}$ and the gate oxide = 5.0 nm and the poly-doping $N_{poly} = 1 \times 10^{20} \text{ cm}^{-3}$. The gate capacitance




Fig. 4. Simulation results of gate capacitance, including poly-quantization and depletion, without poly-quantization but including poly-depletion and substrate quantization.

computed with energy quantization applied to both substrate and poly-silicon decreases from results obtained with substrate quantization only. This is due to the decreased inversion charge density in the substrate and increased poly-silicon potential. The results computed agree well with the existing numerical results, as reported in Ref. [19].

6. Conclusion

A detailed study has been carried out to evaluate the effect of poly-silicon depletion and quantization effects on $C-V$ characteristics of a nanoscale MOSFET. Based on the variation approach, all these parameters have been derived. The total gate capacitance with quantum mechanical effects decreases as compared to the gate capacitance without considering poly-silicon quantization. This is due to a reduced charge density at the interface between the substrate and the oxide.

Acknowledgements

The authors would like to thank the Director, UIET, Panjab University, Chandigarh, India, for allowing them to carry out the work. The authors would like to thank Panjab University, Chandigarh, India, for providing an excellent research environment in which to complete this work. The authors wish to thank all individuals who have contributed directly or indirectly to the completion of this research work.

References

[1] Foty D. MOSFET modeling with SPICE, principles and practice. Prentice Hall, 1997
 [2] Foty D. Perspectives on analytical modeling of small geometry MOSFETs in SPICE for low voltage/low power CMOS circuit

design. Journal of Analog Integrated Circuits and Signal Processing, 1999, 1:21: 229
 [3] BSIM4.3.0 MOSFET model user's manual. Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA 94720
 [4] Lee W C, Hu C M. Modeling CMOS tunneling currents through ultrathin gate oxide due to conduction- and valence-band electron and hole tunneling. IEEE Trans Electron Devices, 2001, 48(8): 1366
 [5] Xi X, He J, Dunga M, et al. BSIM5 MOSFET model. Proc 7th International Conference on Solid-State and Integrated Circuits and Technology, Beijing, China, 2004: 920
 [6] Gildenblat G, Wang H, Chen T L, et al. SP: an advanced surface-potential-based compact MOSFET model. IEEE J Solid-State Circuits, 2004, 39(10): 1394
 [7] Miura-Mattausch M, Ueno H, Mattausch H J, et al. HiSIM: self-consistent surface-potential MOS model valid down to sub-100 nm technologies. MSM Workshop, April 2002
 [8] HiSIM 1.1.1 user's manual. Semiconductor Technology Academic Research Centre (STARC)
 [9] Suetake M, Suematsu K, Nagakura H, et al. HiSIM: a drift diffusion-based advanced MOSFET model for circuit simulation with easy parameter extraction. Proc International Conference Simulation of Semiconductor Processes and Devices, SISPAD, Seattle, WA, USA, 2000: 261
 [10] Enz C, Krummenacher F, Vittoz E. An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications. Journal of Analog Integrated Circuit Signal Processing, 1995, 8: 83
 [11] Yu Z, Dutton R W, Kiehl R A. Circuit/device modeling at the quantum level. IEEE Trans Electron Devices, 2000, 47(11): 1819
 [12] Cheng Y, Chen K, Imai K, et al. ICM—an analytical inversion charge model for accurate modeling of thin gate oxide MOSFETs. International Conference on Simulation of Semiconductor Process and Devices, 1997: 109
 [13] Arora N. MOSFET models for VLSI circuit simulation—theory and practice. Springer, 1993
 [14] Van Langevelde R, Klaassen F M. An explicit surface-potential-based MOSFET model for circuit simulation. Solid-State Electron, 2000, 44(3): 409
 [15] Stern F. Self-consistent results for n-type Si inversion layers. Phys Rev B, 1972, 5(12): 4891
 [16] He J, Xi X, Wan H, et al. BSIM 5: an advanced charge based MOSFET model for nanoscale VLSI circuit simulation. Solid-State Electron, 2007, 51: 433
 [17] Arora N D, Rios R, Huang C L. Modeling the poly-silicon depletion effect and its impact on sub micrometer CMOS circuit performance. IEEE Trans Electron Devices, 1995, 42(5): 935
 [18] Liu X, Kang J, Han R. Direct tunneling current model for MOS devices with ultra thin gate oxide including quantization effect and poly depletion effect. Solid State Commun, 2003, 125: 219
 [19] Gargini P. The global route to future semiconductor technology—an overview of the 2001 international technology roadmap for semiconductors. IEEE Circuits Devices Mag, March 2002:13
 [20] Spinelli A S, Pacelli A, Lacaíta A L, et al. Simulation of poly-silicon quantization and its effect on n- and p-MOSFET performance. Solid-State Electron, 2002: 423