

# A 0.18 $\mu\text{m}$ CMOS inductorless complementary-noise-canceling-LNA for TV tuner applications\*

Yuan Haiquan(袁海泉), Lin Fujiang(林福江), Fu Zhongqian(傅忠谦)<sup>†</sup>, and Huang Lu(黄鲁)

(Department of Electronic Science and Technology, University of Science and Technology of China, Hefei 230027, China)

**Abstract:** This paper presents an inductorless complementary-noise-canceling LNA (CNCLNA) for TV tuners. The CNCLNA exploits single-to-differential topology, which consists of a common gate stage and a common source stage. The complementary topology can save power and improve the noise figure. Linearity is also enhanced by employing a multiple gated transistors technique. The chip is implemented in SMIC 0.18  $\mu\text{m}$  CMOS technology. Measurement shows that the proposed CNCLNA achieves 13.5–16 dB voltage gain from 50 to 860 MHz, the noise figure is below 4.5 dB and has a minimum value of 2.9 dB, and the best  $P_{1\text{dB}}$  is  $-7.5$  dBm at 860 MHz. The core consumes 6 mA current with a supply voltage of 1.8 V, while the core area is only  $0.2 \times 0.2 \text{ mm}^2$ .

**Key words:** noise cancellation; LNA; low-power; multiple gated transistors; complementary

**DOI:** 10.1088/1674-4926/31/12/125006

**EEACC:** 1205; 1220

## 1. Introduction

The fast growing market of wireless communications has driven much effort toward the development of high-performance low-cost, low-noise and low-power CMOS RF blocks. LNA is one of the most important RF blocks. In general, the first stage of a receiver RF front-end is an LNA. According to the Friis equation, it is clear that the system noise figure is dominated by the LNA noise performance, so noise optimization is one of the most critical steps in LNA design. Traditional LNA design involves tradeoffs between impedance matching and the noise figure (NF). Many possible solutions for getting good noise performance have been presented and noise cancellation is a good candidate for wideband LNAs, which are used in UWBs, TV tuners, etc<sup>[1–6]</sup>. In Ref. [1], the concept of noise canceling is shown. It consists of an amplifier stage that provides source impedance, an auxiliary amplifier sensing the voltage across the real input source and a circuit combining the output of the two stages. But the auxiliary amplifier consumes more power to reduce the impact of the NF.

Linearity is one of the most critical features of LNA and impacts the dynamic range of the whole receiver chain. An LNA with good linearity can significantly minimize the RF circuit issues, such as harmonics, intermodulation, blocking and cross modulation<sup>[7]</sup>. For this reason, the LNA must have good linearity, i.e. high second and third order distortion intercept points (IIP2 and IIP3). The even-order nonlinearity can easily be reduced by designing a differential topology. However, it is difficult to reduce the odd-order distortion. There are several methods presented in the literature to improve the LNA linearity. Source degeneration is an effective method. But there is a trade-off between the linearity and the gain of LNA. Negative feedback is another useful method. The feedback can degrade the noise performance and also increase the power consumption. The multiple gated transistor (MGTR) topology is another effective way to linearize the circuit<sup>[8,9]</sup>. The method is to use

additional transistor's non-linearly to cancel the non-linearity of the main operation device. The additional transistor works in weak inversion, so there is no more power consumption. The LNA proposed in this paper uses the MGTR approach. In this paper an inductorless complementary-noise-canceling LNA (CNCLNA) used in DVB-C is proposed. The complementary topology can save power; we will show that it also improves the noise performance.

## 2. Basic noise canceling LNA design

Figure 1 shows the basic-noise-canceling LNA (BNCLNA) presented in Ref. [2]. It consists of a common gate (CG) stage and a common source (CS) stage. In general, the




Fig. 1. Basic common-gate-common-source topology with noise cancellation.

\* Project supported by the Ministry of Industry and Information Technology, China (No. 2009ZX03006-009).

<sup>†</sup> Corresponding author. Email: zqfu@ustc.edu.cn

Received 3 June 2010, revised manuscript received 6 July 2010

© 2010 Chinese Institute of Electronics




Fig. 2. Schematic of the proposed LNA (bias not shown).

CG-stage gives an input match. The real part of the input impedance is set by  $1/g_{mCG}$  of the CG transistor in parallel with resistor  $R_{bias}$ . If  $1/g_{mCG} \ll R_{bias}$ , then  $R_S = 1/g_{mCG}$ , and the noise of  $M_{CG}$  dominates the NF. The NF is equal to  $1 + \gamma g_{d0}/g_m$ , where  $\gamma$  is a fitting parameter and  $g_{d0}$  is the channel conductance for  $V_{DS} = 0$ . For a short channel MOSFET, the NF is greater than 3 dB. However, the signal voltages at the differential output shown in Fig. 1 have opposite sign and the noise voltages from the matching device  $M_{CG}$  have the same sign, so the noise from the CG-transistor can be cancelled at the differential output. In Ref. [2], the noise factor derived does not include the noise from the bias resistor, the noise factor  $F_{R_{bias}}$  is

$$F_{R_{bias}} = R_S I_{nbias}^2 / 4, \quad (1)$$

where  $R_S$  is source impedance and  $I_{nbias}^2$  is the noise current of the bias resistor ( $= 4kT/R_{bias}$ ). Then the more complete noise factor is

$$F = F_{CG} + F_{CS} + F_R + F_{R_{bias}}. \quad (2)$$

The second part in Eq. (2) is the noise contribution from the CG-transistor. If the gains of the CG and CS stages are designed to be equal, then  $F_{CG} = 0$ . The third part is from the CS-transistor, and the fourth part is from the load resistors. For getting a good noise performance, the value of the bias resistor is chosen as several hundred Ohm, typically. For example, with  $R_{bias}$  of 500  $\Omega$ , simulation results show that the noise contribution is about 25%. So the bias resistor is an important noise source in the circuit.

### 3. Proposed noise canceling LNA

The proposed CNCLNA is depicted in Fig. 2. In our design, a complementary current reuse topology is used. An nMOS CG amplifier  $M_{nCG}$  is stacked on top of a pMOS CG amplifier  $M_{pCG}$  to reuse the DC current. The advantage of this topology is that the two amplifiers do not require bias circuitry to define the source voltage. The bulk of the transistors are tied to their source in order to reduce the threshold voltage, hence the voltage headroom is increased. The CS stage is also a complementary topology. The transistors  $M_{n2}$  and  $M_{p2}$  operate in the

sub-threshold region to improve the linearity.  $C_1$ – $C_5$  are AC coupling capacitances.  $R_S$  is the source impedance.  $R_{CG}$  and  $R_{CS}$  are load resistors. The bias circuit and output buffer for measurement are not shown.

#### 3.1. Noise analysis

First, assuming that  $g_{mnCG} = g_{mpCG} = g_{mCG}$ , then for impedance matching, the input impedance of the circuit in Fig. 2 is

$$R_{in} = \frac{1}{g_{mnCG}} // \frac{1}{g_{mpCG}} = \frac{1}{2g_{mCG}} = R_S, \quad (3)$$

$R_S$  is the source impedance, and the gain of the CG stage is

$$A_{VCG} = (g_{mpCG} V_{in} + g_{mnCG} V_{in}) \frac{R_{CG}}{2} / V_{in} = g_{mCG} R_{CG}. \quad (4)$$

The CS stage gain is

$$A_{VCS} = (g_{mpCS} + g_{mnCS}) R_{CS}. \quad (5)$$

For getting the balun operation,  $A_{VCG} = -A_{VCS}$ , and

$$g_{mCG} R_{CG} = -(g_{mpCS} + g_{mnCS}) R_{CS}, \quad (6)$$

the noise current  $I_{nCG}^2 (= 4kT\gamma g_m)$  due to  $M_{nCG}$  generates a noise voltage at node X, and this voltage is

$$V_{XnCG} = I_{nCG} \frac{1}{g_{mnCG}} // R_S // \frac{1}{g_{mpCG}} = \frac{R_S}{1 + 2g_{mCG} R_S} I_{nCG}. \quad (7)$$

The noise voltages at the outputs of CG and CS stages respectively are

$$V_{nCG} = \frac{I_{nCG}}{1 + 2g_{mCG} R_S} \frac{R_{CG}}{2}, \quad (8)$$

$$V_{nCS} = -(g_{mpCS} + g_{mnCS}) R_{CS} \frac{R_S}{1 + g_{mCG} R_S} I_{nCG}. \quad (9)$$

The output noise voltage provided by  $M_{nCG}$  is  $V_{nCG} - V_{nCS}$ . The noise voltage from  $M_{pCG}$  is equal to that from  $M_{nCG}$ . So the noise factor from the CG stage is

$$NF_{CG} = \frac{2\gamma g_{mCG} [R_{CG}/2 - (g_{mpCS} + g_{mnCS}) R_{CS} R_S]^2}{A_V^2 R_S}. \quad (10)$$

If Equation (6) is satisfied, the noise from the CG-transistors can be cancelled. After canceling the noise from the CG-transistors, the noise figure is dominated by the CS-transistors,  $R_{CS}$  and  $R_{CG}$ . The following expressions describe how these noise sources determine the noise performance.

$$NF_{CS} = \frac{\gamma (g_{mnCS} + g_{mpCS}) R_{CS}^2 (1 + 2g_{mCG} R_S)^2}{R_S A_V^2}, \quad (11)$$

$$NF_R = NF_{R_{CG}} + NF_{R_{CS}} = \frac{(R_{CG}/2 + R_{CS})(1 + g_{mCG} R_S)^2}{R_S A_V^2}. \quad (12)$$

Then the total noise factor can be approximated as




Fig. 3. NF comparison between BNCLNA and CNCLNA.




Fig. 5. Illustration of  $g_{m3}$  cancellation technique.




Fig. 4. Linearity improved by using MGTR.

$$NF = 1 + NF_{CS} + NF_R. \quad (13)$$

In contrast to BNCLNA, the noise from the bias resistor is eliminated in CNCLNA. Figure 3 depicts the SpectreRF simulation comparison of the NF between BNCLNA and CNCLNA with the same differential gain; the noise figure is improved by 0.3 dB.

### 3.2. Linearity analysis

As derived in Ref. [1], not only the noise of the CG-transistor is cancelled but also its nonlinearity. Then only the CS-transistor nonlinearity needs to be improved.

The drain current of a common source MOSFET can be expressed by the Taylor series as

$$i_{DS} = I_{dc} + g_m v_{gs} + \frac{g_{m2}}{2!} v_{gs}^2 + \frac{g_{m3}}{3!} v_{gs}^3 + \dots, \quad (14)$$

where  $v_{gs}$  is the small signal gate-to-source voltage and  $g_{mn}$  is the  $n$ th order transconductance. We know that the third order transconductance  $g_{m3}$  plays a very important role in the linearity of the MOSFET. The MGTR topology shown in Fig. 4 can minimize the  $g_{m3}$  by superposing several transistors with proper bias in parallel<sup>[9]</sup>. The  $g_{m3}$  is illustrated in Fig. 5. We can see that the  $g_{m3}$  has a negative peak value in the voltage




Fig. 6. Constant- $g_m$  bias circuit.

range of 0.55 to 0.9, which is the normal operating gate voltage to achieve a better power efficiency, i.e.  $g_m/I_D$ . Then the negative value can be cancelled by the positive value of the transistor M2, whose DC bias is shifted by changing the overdrive voltage. Because M2 operates in the subthreshold region, this method effectively improves IIP3 without any extra power consumption. The transistors Mn2 and Mp2 shown in Fig. 3 are used for compensation of the main transistors' IM3, leading to higher linearity.

### 3.3. Bias discussion

As derived above, if the gains of the two stages are equal in magnitude, the noise from the CG-transistors can be cancelled. So the gain imbalance determines the noise performance.

For this reason, it is desirable to bias the circuit such that the gain balance does not depend on the temperature, process and supply voltage (PVT)<sup>[10]</sup>.

In this design, the constant- $g_m$  bias shown in Fig. 6 is used to minimize the gain difference. Discussed in Ref. [10], the bias




Fig. 7. Imbalance over process and temperature.




Fig. 8. Chip micrograph of the LNA (0.2 × 0.2 mm<sup>2</sup>).

current  $I_{out}$  is

$$I_{out} = \frac{2}{\mu_p C_{ox} (W/L)_p} \frac{1}{R_B^2} \left(1 - \frac{1}{\sqrt{K}}\right)^2, \quad (15)$$

where  $\mu_p$  and  $C_{ox}$  are process parameters and  $K$  is a constant. According to Eq. (15), the bias current is still a function of process and temperature. But the  $g_m$  equals

$$g_m = \frac{2}{R_B} \left(1 - \frac{1}{\sqrt{K}}\right), \quad (16)$$

a value independent of the MOS device parameter. Then the gains of the two stages can be expressed as

$$A_{VCG} = 2g_{mCG}R_{CG} = 2\frac{2R_{CG}}{R_{BCG}} \left(1 - \frac{1}{\sqrt{K_{CG}}}\right), \quad (17)$$

$$A_{VCS} = g_{mCS}R_{CS} = \frac{2R_{CS}}{R_{BCS}} \left(1 - \frac{1}{\sqrt{K_{CS}}}\right). \quad (18)$$

After the value of  $R_B$  and  $K$  are properly chosen, the gain imbalance can be minimized. As shown in Fig. 7, the constant- $g_m$  bias circuit (CB) can provide a good balance over temperature and process, while the voltage bias (VB) cannot.




Fig. 9. Test board of the LNA.

#### 4. Measured results

The proposed LNA was fabricated in SMIC 0.18  $\mu\text{m}$  RF CMOS technology. A source follower is added for measurement. Figure 8 depicts the chip micrograph. The chip core area is  $0.2 \times 0.2 \text{ mm}^2$ , excluding ESD-pads.

The LNA is mounted on an FR-4 PCB test board (COB), shown in Fig. 9. It is measured using a  $50 \Omega$  single-ended input port and a balun that converts the differential output to single-ended. Figure 10 shows the measured  $S$ -parameter by an Agilent 8722ES vector network analyzer versus that from the simulation results. The measured  $S_{11}$  and  $S_{22}$  are below  $-8 \text{ dB}$  and  $-7.5 \text{ dB}$  across  $50\text{--}860 \text{ MHz}$ , respectively. The reverse isolation  $S_{12}$  is below  $-40 \text{ dB}$  up to  $1 \text{ GHz}$ . To convert  $S_{21}$  to voltage gain,  $6 \text{ dB}$  needs to be added. Then the voltage gain shown in Fig. 10(c) is  $13.5\text{--}16 \text{ dB}$ . All the measurement results agree well with the simulation results at low frequency. As the frequency increases, the departure from simulations is due to inaccuracy in the high-frequency modeling and parasitic capacitances which degrade the performance.

The NF is measured by an Agilent 8974A NF analyzer. Figure 11 shows both the simulated and the measured NF. The measured NF has a minimum value of  $2.9 \text{ dB}$ . The difference between the two curves at low frequency is because of the inaccuracy of the flicker noise modeling. At high frequency, the drops in gain and PCB parasitic resistors increase the NF.

Figure 12 gives the measured  $P_{1dB}$  with the value of  $-10$  to  $-7.5 \text{ dBm}$ . The linearity is not very good. First, the linearity is inversely proportional to the overdrive voltage, the common gate stage does not have enough voltage headroom, although the MGTR is exploited. Second, there is trade-off between the NF and the linearity. According to Figs. 11 and 12, it is clear that the trade-off does exist. So, increasing the supply voltage or reducing the gain can improve the linearity.

#### 5. Conclusion

In this paper, the complementary-noise-canceling LNA for a TV tuner is designed and measured. The complementary topology that can simultaneously achieve better noise performance and lower power is confirmed by the theoretical analysis and the measurement results. The linearity and bias condition of the LNA is also analyzed. The proposed LNA is fabricated in SMIC 0.18  $\mu\text{m}$  CMOS technology. Measurement results show that the power consumption is  $10.8 \text{ mW}$ , and the NF is below

Table 1. Summary and performance comparison.

| Parameter                    | Ref. [1]  | Ref. [3]   | Ref. [11] | Ref. [12] | Ref. [13] | This work |
|------------------------------|-----------|------------|-----------|-----------|-----------|-----------|
| Technology ( $\mu\text{m}$ ) | 0.18 CMOS | 0.065 CMOS | 0.18 CMOS | 0.18 CMOS | 0.18 CMOS | 0.18 CMOS |
| Freq. band (GHz)             | 0.2–2     | 0.2–5.2    | 0.47–0.87 | 0.47–0.76 | 0.05–0.86 | 0.05–0.86 |
| NF (dB)                      | < 2.4     | < 3.5      | 4.3       | 4.5       | 4.2       | < 4.5     |
| Voltage gain (dB)            | 10–14     | 13–15.6    | 16        | 25        | 15        | 13.5–16   |
| $P_{1\text{dB}}$ (dBm)*      | -9.6      | > -9       | -10.9     | -13.6     | -7        | > -10     |
| $P_{\text{dc}}$ (mW)         | 35        | 21         | 22        | 16        | 10        | 10.8      |
| $S_{11}$ (dB)                | < -8      | < -10      | < -11     | N/A       | < -10     | < -8      |
| Area ( $\text{mm}^2$ )**     | 0.075     | 0.009      | 0.32      | 0.52      | 0.29      | 0.04      |

\* $P_{1\text{dB}}$  = IIP3 - 9.6 dBm, \*\* not including PAD.




Fig. 10. Measured and simulated  $S$ -parameter. (a)  $S_{11}$ . (b)  $S_{22}$  and  $S_{12}$ . (c) Voltage gain.




Fig. 11. Measured and simulated NF.




Fig. 12. Measured and simulated input 1 dB compression point.

the performances of the proposed LNA. Among all the LNAs without off-chip balun used for TV tuner applications, the CN-CLNA provides a better NF and consumes less power with less area. The linearity is not very good because the complementary topology consumes more voltage headroom. Combined with the constant- $g_m$  bias circuit, the CNCLNA achieves a good gain balance over PVT, while other LNAs do not present the bias consideration. The performance comparison is listed in Table 1.

**Acknowledgement**

The first author wishes to acknowledge Low Eng Chuan,

4.5 dB. This topology is suitable for realizing low power wide-band LNA designs in CMOS technology. Table 1 summarizes

Heng Bun Suan and Jiang Xudong of MediaTek Singapore Pte. Ltd. for their continued advice and supervision during his internship.

## References

- [1] Bruccoleri F, Klumperink E A M, Nauta B. Wide-band CMOS low-noise amplifier exploiting thermal noise canceling. *IEEE J Solid-State Circuits*, 2004, 39(2): 275
- [2] Blaakmeer S C, Klumperink E A M, Leenaerts D M W, et al. Wideband balun-LNA with simultaneous output balancing, noise-canceling and distortion-canceling. *IEEE J Solid-State Circuits*, 2008, 43(2): 1341
- [3] Blaakmeer S C, Klumperink E A M, Leenaerts D M W, et al. A wideband noise-canceling CMOS LNA exploiting a transformer. *IEEE RFIC Symp Dig Papers*, 2006: 137
- [4] Blaakmeer S C, Klumperink E A M, Leenaerts D M W, et al. An inductorless wideband balun-LNA in 65 nm CMOS with balanced output. *Proc 33rd Eur Solid-State Circuits Conf, Munich, Germany, Sep 2007*: 364
- [5] Liao C F, Liu S I. A broadband noise-canceling CMOS LNA for 3.1–10.6-GHz UWB receivers. *IEEE J Solid-State Circuits*, 2007, 42(2): 329
- [6] Bagheri R, Mirzaei A, Chehrazi S, et al. An 800-MHz–6-GHz software defined wireless receiver in 90-nm CMOS. *IEEE J Solid-State Circuits*, 2006, 41(12): 2860
- [7] Razavi B. *RF microelectronics*. Englewood Cliffs, NJ: Prentice-Hall, 1998
- [8] Tanka S, Behbahani F, Abidi A. A linearization technique for CMOS RF power amplifiers. *Symp VLSI Circuits Dig Tech Paper*, 1997: 93
- [9] Kim T W, Kim B, Lee K. Highly linear receiver front-end adopting MOSFET transconductance. *IEEE J Solid-State Circuits*, 2004, 39(1): 223
- [10] Lee T H. *The design of CMOS radio-frequency integrated circuits*. 1st ed. New York: Cambridge University Press, 1998
- [11] Xiao J, Mehr I, Silva-Martinez J. A high dynamic range CMOS variable gain amplifier for mobile DTV tuner. *IEEE J Solid-State Circuits*, 2007, 42(2): 292
- [12] Kim T W, Kim B. A 13-dB IIP3 improved low-power CMOS RF programmable gain amplifier using differential circuit transconductance linearization for various terrestrial mobile DTV applications. *IEEE J Solid-State Circuits*, 2006, 41(4): 945
- [13] Han K, Zou L, Liao Y, et al. A wideband CMOS variable gain low noise amplifier based on single-to-differential stage for TV tuner applications. *IEEE Asian Solid-State Circuits Conf*, 2008