# Fabrication and characterization of high performance AlGaN/GaN HEMTs on sapphire with silicon nitride passivation

Zhang Renping(张仁平)<sup>1,†</sup>, Yan Wei(颜伟)<sup>1</sup>, Wang Xiaoliang(王晓亮)<sup>2</sup>, and Yang Fuhua(杨富华)<sup>1</sup>

<sup>1</sup>State Key Laboratory for Superlattices and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences, Beijing 100083, China

<sup>2</sup>Key Laboratory of Semiconductor Materials Science, Institute of Semiconductors, Chinese Academy of Sciences, Beijing 100083, China

**Abstract:** AlGaN/GaN high electron mobility transistors (HEMTs) with high performance were fabricated and characterized. A variety of techniques were used to improve device performance, such as AlN interlayer, silicon nitride passivation, high aspect ratio T-shaped gate, low resistance ohmic contact and short drain–source distance. DC and RF performances of as-fabricated HEMTs were characterized by utilizing a semiconductor characterization system and a vector network analyzer, respectively. As-fabricated devices exhibited a maximum drain current density of 1.41 A/mm and a maximum peak extrinsic transconductance of 317 mS/mm. The obtained current density is larger than those reported in the literature to date, implemented with a domestic wafer and processes. Furthermore, a unity current gain cut-off frequency of 74.3 GHz and a maximum oscillation frequency of 112.4 GHz were obtained on a device with an 80 nm gate length.

Key words:GaN; HEMT; T-gate; AlN interlayer; SiN passivation; current densityDOI:10.1088/1674-4926/32/6/064001EEACC:2560

# 1. Introduction

In recent years, wide-band-gap gallium nitride (GaN) has attracted many researchers' interest, owing to its high breakdown fields  $(3.3 \times 10^6 \text{ V/cm})$ , high sheet charge density (larger than  $1 \times 10^{13} \text{ cm}^{-2})$ , high peak electron velocities  $(3 \times 10^7 \text{ cm/s})$  and electron saturation velocities  $(1.5 \times 10^7 \text{ cm/s})$ . All of these make GaN-based high electron mobility transistors (HEMTs) potential candidates for high-power and highfrequency applications.

However, there are several barriers to progress in the fabrication of high performance AlGaN/GaN HEMT devices, such as parasitic resistance and capacitance, the quality of ohmic contact, surface states and the current collapse effect. Many efforts have been made to alleviate these issues, but none of them alone could lead to the optimal performance of the device, therefore a combination of them is needed. In this work, we present the fabrication and characterization of high performance AlGaN/GaN HEMTs on sapphire substrate. A variety of techniques, comprising an AlN interlayer, silicon nitride (SiN) passivation, high aspect ratio T-shaped gate, low resistance ohmic contact and short drain-source distance, are integrated to improve device DC and RF performance. Devices that we fabricated exhibit a maximum drain current density of 1.41 A/mm and a maximum peak extrinsic transconductance of 317 mS/mm. In addition, a unity current gain cut-off frequency  $(f_{\rm T})$  of 74.3 GHz and a maximum oscillation frequency  $(f_{MAX})$  of 112.4 GHz are obtained on an 80 nm gate length device. As far as we know, 2.1 A/mm maximum drain current density<sup>[1]</sup> and 160 GHz unity current gain cut off frequency<sup>[2]</sup> in AlGaN/GaN HEMTs on sapphire have been reported abroad,

and the best domestic results are 1.07 A/mm<sup>[3]</sup> and 77 GHz<sup>[4]</sup>, respectively. The current density that we obtained is larger than the best domestic result and the  $f_{\rm T}$  is close to it.

# 2. Device fabrication

AlGaN/GaN heterostructures were grown by metal organic chemical vapor deposition (MOCVD) on a 2-inch sapphire substrate. The active layers of our device consist of a 25 nm undoped AlGaN layer, a 1 nm AlN layer and a 3.5  $\mu$ m undoped GaN layer. Figure 1 shows a schematic diagram of



Fig. 1. A schematic material structure of AlGaN/GaN HEMTs on a sapphire substrate.

<sup>†</sup> Corresponding author. Email: zhangrenping@semi.ac.cn Received 8 September 2010, revised manuscript received 15 February 2011



Fig. 2. SEM image of a T-shaped gate with an 80 nm gate length.

the material structure.

The fabrication of the device began with mesa isolation, which was realized by inductively coupled plasma reactive ion etching (ICP-RIE) in a Cl<sub>2</sub>/Ar-based plasma atmosphere. The ohmic contacts were formed by e-beam evaporation of Ti/Al/Ni/Au (30/90/50/20 nm) onto drain-source areas, followed by annealing at 835 °C for 35 s in a N<sub>2</sub> ambient. A source–drain spacing  $L_{SD}$  of 2.5  $\mu$ m was used to reduce the source and drain resistance. The specific contact resistance was evaluated to be  $4.8 \times 10^{-5} \ \Omega \cdot cm^2$  by using the transmission line model (TLM) method. Subsequently, a 50-nm-thick layer of silicon nitride, deposited by plasma enhanced chemical vapor deposition (PECVD), was used for surface passivation. Two-step e-beam lithography was adopted for the definition of the gate. The first exposure defined the foot of the gate on resist, which was subsequently transferred to the silicon nitride laver by dry etch, and the second exposure defined the head of the gate. Eventually, a Ni/Au (20/200 nm) gate with 80 nm length was formed by e-beam evaporation and a lift-off process. To reduce gate resistance and gate capacitance, the length of the gate's head and the aspect ratio of the T-shaped gate were designed to be 1  $\mu$ m and 10, respectively. Figure 2 shows a SEM image of a T-shaped gate with an 80 nm gate length fabricated with this method.

#### 3. Results and discussion

DC characteristics were measured by using a Keithley 4200-SCS/F semiconductor characterization system. Figure 3 shows the drain-source I-V characteristics of a device with a 10  $\mu$ m gate width. The maximum drain current density was 1.41 A/mm at  $V_{GS} = 2$  V. Figure 4 shows the transfer characteristic at  $V_{DS} = 7$  V. The maximum extrinsic transconductance was 317 mS/mm. To the best of our knowledge, this is the largest drain-source current device so far implemented with a domestic wafer and processes. To maximize the saturated drain current density, the resistivity of the device channel needs to be minimized. This means that the sheet carrier concentration and electron mobility in the channel must be maximized. The thin AlN interlayer used here produces a large effective  $\Delta E_C$  between AlGaN and GaN at both sides of AlN, which increased the electron mobility and the two dimensional elec-



Fig. 3. I-V characteristics of an AlGaN/GaN HEMT device with an 80 nm gate length.



Fig. 4. Transfer characteristics of an AlGaN/GaN HEMT with an 80 nm gate length.

tron gas (2DEG) concentration<sup>[5]</sup>. This structure offers a 2DEG with a total charge density of  $1.08 \times 10^{13}$  cm<sup>-2</sup> and an electron mobility of 1941  $\text{cm}^2/(\text{V}\cdot\text{s})$ , both of which are measured on unpassivated samples by using the van der Pauw method at room temperature. The corresponding 2DEG sheet resistance was 297  $\Omega/\Box$ . The SiN passivation layer, which compensates surface states and defects and prevents them from trapping carriers, further increases the electron concentration in 2DEG<sup>[6]</sup>. The drain current density obtained now is about 43.9% higher than the result that we obtained before<sup>[7]</sup>. Therefore, we consider that this improvement is mainly attributed to the introduction of the AlN interlayer and the SiN passivation layer, which results in a higher electrical conductivity channel. Meanwhile, due to the low aspect ratio between the gate length and the Al-GaN barrier layer, the pinch-off characteristic of the device was not satisfying, which was categorized to short-channel effect. As part of our ongoing work, we are currently developing gaterecess technology to suppress the short-channel effect so as to improve the pinch-off characteristic.

On-wafer small-signal RF performances of devices were characterized with an HP8720D vector network analyzer, which swept from 0.05 to 20 GHz in 0.05 GHz steps. The current gain  $|h_{21}|$  and the maximum stable gain/maximum available gain (MSG/MAG) of devices were derived from measured *S*-parameters as a function of frequency. The small signal char-



Fig. 5. Small signal characteristics of an AlGaN/GaN HEMT device with an 80 nm gate length and a 2  $\times$  40  $\mu m$  gate width.

acteristic of the device with an 80 nm gate length and  $2 \times 40$   $\mu$ m gate width is shown in Fig. 5. A cut-off frequency  $f_{\rm T}$  of 74.3 GHz was obtained by extrapolating  $|h_{21}|$  with a slope of –20 dB/decade at  $V_{\rm GS} = -2$  V and  $V_{\rm DS} = 8$  V. Similarly, a maximum oscillation frequency  $f_{\rm MAX}$  of 112.4 GHz was obtained by extrapolating MSG/MAG with a slope of –20 dB/decade. These results are slightly better than our previous results<sup>[7]</sup>, where the gate length was 180 nm. Obviously, the RF performance of our device is limited by other factors. The  $f_{\rm T}$  is mainly affected by gate length, source and drain parasitic resistance, gate–drain parasitic capacitance, etc. The expression for the relationship between  $f_{\rm MAX}$  and  $f_{\rm T}$  is

$$f_{\rm MAX}/f_{\rm T} = \sqrt{R_{\rm ds}/(R_{\rm g} + R_{\rm ch})} / 2,$$
 (1)

where  $R_{ds}$  is the output resistance,  $R_g$  is the gate resistance, and  $R_{ch}$  is the channel resistance. On the one hand, in order to improve  $f_T$ , the high aspect-ratio T-shaped gate was used to minimize the gate length to 80 nm, and low resistance ohmic contact and short drain–source distance were used to lower the source and drain parasitic resistance. Meanwhile,  $R_g$  was lowered by using a high aspect-ratio T-shaped gate, and  $R_{ch}$  was lowered by introducing an AlN interlayer and a SiN passivation layer. A higher  $f_{MAX}$  was expected. On the other hand, the SiN passivation layer greatly increases parasitic capacitance, which could significantly reduce the high frequency performance of the device. For instance, an 86 GHz  $f_T$  and 115 GHz  $f_{MAX}$  device with SiN passivation has been reported<sup>[8]</sup>, and after etching away the SiN passivation layer, the  $f_T$  and  $f_{MAX}$  of the same device became 124 GHz and 230 GHz, respectively. In addition, the short-channel effect lowers  $R_{ds}$ , resulting in high frequency performance degradation. Briefly, the  $f_T$  and  $f_{MAX}$  could not be greatly improved only by reducing the gate from 180 to 80 nm, and all factors must be balanced.

## 4. Conclusion

In summary, we have fabricated and characterized Al-GaN/GaN HEMTs ( $L_{\rm G} = 80$  nm) with SiN passivation on a sapphire substrate. By integrating several techniques, such as AlN interlayer, SiN passivation, high aspect ratio T-gate, low resistance ohmic contact and short drain-source distance. improved DC and RF performances have been achieved. The maximum drain current density and maximum peak extrinsic transconductance obtained were 1.41 A/mm and 317 mS/mm, respectively. This is the largest drain-source current device to date implemented with a domestic wafer and processes. The short channel effect could be eliminated by employing gate recess technology in future. On the same wafer, a unity current gain cut-off frequency of 74.3 GHz and a maximum oscillation frequency of 112.4 GHz were obtained. Further experimentation on balancing all of the factors affecting the  $f_{\rm T}$  and  $f_{\rm MAX}$ could be helpful to further improve device RF performances.

## References

- Chini A, Coffie R, Meneghesso G, et al. 2.1 A/mm current density AlGaN/GaN HEMT. Electron Lett, 2003, 39(7): 625
- [2] Kim D, Kumar V, Lee J, et al. Recessed 70-nm gate-length Al-GaN/GaN HEMTs fabricated using an Al<sub>2</sub>O<sub>3</sub>/SiN<sub>x</sub> dielectric layer. IEEE Electron Device Lett, 2009, 30(9): 913
- [3] Liu J, Li C, Wei K, et al. Development of high performance Al-GaN/GaN HEMTs with low ohmic contact. Chinese Journal of Semiconductors, 2006, 27(suppl): 262
- [4] Zheng Y, Liu G, He Z, et al. 0.25  $\mu$ m gate-length AlGaN/GaN power HEMTs on sapphire with  $f_{\rm T}$  of 77 GHz. Chinese Journal of Semiconductors, 2006, 27(6): 963
- [5] Shen L, Heikman S, Moran B, et al. AlGaN/AlN/GaN highpower microwave HEMT. IEEE Electron Device Lett, 2001, 22(10): 457
- [6] Binari S C, Ikossi K, Roussos J A, et al. Trapping effects and microwave power performance in AlGaN/GaN HEMTs. IEEE Trans Electron Devices, 2001, 48(3): 465
- [7] Chen Z, Zhang Y, Luo W, et al. A high performance AlGaN/GaN HEMT with a new method for T-gate layout design. Journal of Semiconductors, 2008, 29(9): 1654
- [8] Palacios T, Snow E, Pei Y, et al. Ge-spacer technology in Al-GaN/GaN HEMTs for mm-wave applications. IEEE International Electron Devices Meeting, Technical Digest, 2005: 1084