# Characteristics and optimization of 4H-SiC MESFET with a novel p-type spacer layer incorporated with a field-plate structure based on improved trap models\*

Song Kun(宋坤)<sup>†</sup>, Chai Changchun(柴常春), Yang Yintang(杨银堂), Jia Hujun(贾护军), Zhang Xianjun(张现军), and Chen Bin(陈斌)

Key Laboratory of Wide Band-Gap Semiconductor Materials and Devices of the Ministry of Education, School of Microelectronics, Xidian University, Xi'an 710071, China

**Abstract:** A novel structure of 4H-SiC MESFETs is proposed that focuses on surface trap suppression. Characteristics of the device have been investigated based on physical models for material properties and improved trap models. By comparing with the performance of the well-utilized buried-gate incorporated with a field-plate (BG-FP) structure, it is shown that the proposed structure improves device properties in comprehensive aspects. A p-type spacer layer introduced in the channel layer suppresses the surface trap effect and reduces the gate–drain capacitance ( $C_{gd}$ ) under a large drain voltage. A p-type spacer layer incorporated with a field-plate improves the electric field distribution on the gate edge while the spacer layer induces less  $C_{gd}$  than a conventional FP. For microwave applications, 4H-SiC MESFET for the proposed structure has a larger gate-lag ratio in the saturation region due to better surface trap isolation from the conductive channel. For high power applications, the proposed structure is able to endure higher operating voltage as well. The maximum saturation current density of 460 mA/mm is yielded. Also, the gate-lag ratio under a drain voltage of 20 V is close to 90%. In addition, 5% and 17.8% improvements in  $f_{T}$  and  $f_{max}$  are obtained compared with a BG-FP MESFET in AC simulation, respectively. Parameters and dimensions of the proposed structure are optimized to make the best of the device for microwave applications and to provide a reference for device design.

Key words: 4H-SiC; MESFET; surface trap; p-type spacer layer; microwave application DOI: 10.1088/1674-4926/32/7/074003 PACC: 7220J; 7340N; 7850G

## 1. Introduction

There are increasing demands for microwave applications. Metal semiconductor field effect transistors (MESFETs) based on silicon carbide (SiC) have received increasing attention for their excellent properties, such as wide bandgap, high electron saturation drift velocity and high thermal conductivity<sup>[1]</sup>. However, there have been some reports revealing that SiC MESFETs suffer from a severe surface trapping problem that is fatal in microwave applications<sup>[2-4]</sup>.

A lot of effort has been made to solve this problem. Various kinds of passivation material have been investigated to improve surface properties<sup>[5]</sup>. However, the surface traps are not removed from the surface fundamentally. A buried-gate approach was shown to result in less trapping, leading to less frequency dispersion and a reduction in current instability<sup>[6]</sup>. A buried-channel solution has been proved to give a favorable gate-lag ratio, resulting in improved microwave power performance<sup>[7]</sup>. However, the lightly doped spacer layer turns out to be n-type, which changes the designed parameters for the desired specification. A field-plate (FP) improves the electric field distribution by reducing the peak electric field at the gate edge, giving a higher operating voltage, and simulations have been made to identify the same effects on SiC MESFETs<sup>[8]</sup>. However, FP introduces extra gate–drain capacitance ( $C_{ed}$ ), which works as feedback capacitance in AC output network and limits the MSG<sup>[9]</sup>.

In this paper, a novel p-type spacer layer incorporated within a field-plate structure, which can overcome the hindrances mentioned above, is proposed. Studies on DC, AC, transient and breakdown characteristics based on applicable models were made and the results show that a 4H-SiC MES-FET with the proposed structure has several advantages over the well recognized BG-FP structure. It is indicated that the proposed MESTET is a competitive candidate for microwave applications.

#### 2. Device structure and physical models

Figure 1 shows a schematic cross-section of a 4H-SiC MESFET fabricated in the proposed structure; a p-type layer is introduced on the top of the n-type conductive channel layer, and two heavy-doped  $n^+$  regions are formed on the p-type spacer by ion implantation for ohmic contact formation. Then a passivation layer is fabricated on the p-type layer to protect the active region of the device. This approach is similar to the introduction of the p-buffer layer on the substrate in earlier work<sup>[10]</sup>. The main function of the p-buffer layer is to shield the deep levels in the substrate. In the proposed structure, the conductive channel is isolated from surface traps by the insertion of

<sup>\*</sup> Project supported by the Pre-research Foundation of China (No. 51308030201), the Special Foundation, China (No. 9140A080509DZ0106), and the Fundamental Research Funds for the Central Universities, China.

<sup>†</sup> Corresponding author. Email: sk88205853@sina.com Received 30 November 2010, revised manuscript received 1 March 2011



Fig. 1. Schematic cross-section of a 4H-SiC MESFET with the proposed p-type spacer layer.



Fig. 2. Transfer characteristics of simulated BG-FP structure and proposed structure.

the p-type spacer layer.

The introduced p-type spacer layer has a thickness of 0.1  $\mu$ m and a doping concentration of 3 ×10<sup>15</sup> cm<sup>-3</sup>, and the n-type channel used as the conductive channel for device operation has a thickness of 0.22  $\mu$ m and a doping concentration of 3 ×10<sup>17</sup> cm<sup>-3</sup>. As conventional SiC MESFETs, a buffer layer with a thickness of 0.6  $\mu$ m and a doping concentration of 5 × 10<sup>15</sup> cm<sup>-3</sup> is interspersed between the conductive channel and the substrate. To have a meaningful comparison, the channel thickness of the MESFET based on the BG-FP structure is also set at 0.22  $\mu$ m, which ensures that both devices will have comparable pinch-off voltages. The other dimensions of two devices are as follows: gate length of the device  $L_g = 0.6 \mu$ m, gate–drain spacing  $L_{gd} = 1.5 \mu$ m and gate–source spacing  $L_{gs} = 0.6 \mu$ m.

A two dimensional simulator ISE TCAD is used in the simulation. To obtain accurate results, several basic physical models such as bandgap narrowing for bandgap, high field saturation for mobility of the carrier and incomplete ionization for carrier concentration are utilized, which precisely describe the material properties. Also, to make a simulated surface trap effect more comparable with experimental data, surface traps are assumed to exist along the SiC/SiO<sub>2</sub> interfaces. The density and capture cross section of the near interface trap (NIT) are set to  $5.3 \times 10^{12}$  cm<sup>-2</sup> and  $1 \times 10^{-19}$  cm<sup>2</sup>, while the density and capture cross section of the deep interface trap (DIT) are set to  $1.2 \times 10^{13}$  cm<sup>-2</sup> and  $1.4 \times 10^{-15}$  cm<sup>2</sup>[11, 12]</sup>. Schottky barrier tunneling (SBT) and initial trap populating (ITP) are taken into account for transient investigation. Similar studies concerning



Fig. 3. I-V characteristics under different gate voltages for 4H-SiC MESFETs.

these mechanisms can be found elsewhere<sup>[13]</sup> and the accuracy of relevant models has been verified.

#### 3. Results and discussion

Figure 2 depicts the transfer characteristics of proposed and BG-FP structures; devices with both structures have the same pinch off voltage ( $V_p$ ) of -17 V. The parameters of the BG-FP MESFET for simulation are utilized as in the work of Ref. [14], and the measured pinch off voltage of the BG-FP MESFET is -18 V, which is comparable with our simulation and makes the results credible.

Figure 3 plots the drain current  $(I_{ds})$  versus the drain–source voltage ( $V_{ds}$ ) for devices with two structures, and the experimental data<sup>[14]</sup> of the BG-FP MESFET are included for comparison. The gate voltage  $(V_{gs})$  was varied from 0 to -15 V in steps of -3 V. For meaningful comparison, the channel thickness, doping concentration, gate length and other parameters of the MESFETs with both structures are designed to be equal. The saturation drain current density  $(I_{dsat})$  with  $V_{gs} =$ 0 V and  $V_{\rm ds} = 30$  V is about 460 mA/mm for the proposed MESFET, while it is around 440 mA/mm for the BG-FP MES-FET. It is found that the saturation current  $(I_{sat})$  of the proposed structure at  $V_{gs} = 0$  V is about 4.5% larger than that of the BG-FP structure and is about 6.2% at  $V_{\rm gs}$  = -9 V and 8.1% at  $V_{\rm gs} = -12$  V. In addition, under low  $V_{\rm ds}$ , the difference in  $I_{\rm ds}$  is not as obvious as that in the saturation region because the trapping effect becomes more serious under a larger gate-drain bias. For the proposed structure, there exits a depletion at the spacer/channel interface, since the doping concentration in the spacer layer is designed two orders of magnitude lower than that in the channel, and the depletion extends mainly to the lower doped p-type spacer layer, which has little negative effect on drain current. When the spacer layer is under the control of the biased gate voltage, the surface traps can be considered "removed", which leads to a larger drain current compared with the conventional BG-FP structure MESFET.

Figure 4 illustrates the  $I_{ds}$  dependency on the dimensions of the p-type spacer layer. To characterize the effect of the spacer, different doping concentrations and thicknesses are designed. The results show that when the doping concentration in the spacer is two orders of magnitude lower than that in the channel, the depletion caused by the p-n junction has little neg-



Fig. 4. Relationship between drain current and the dimensions of the p-type spacer layer under (a)  $V_{gs} = 0$  V and (b)  $V_{gs} = -9$  V.



Fig. 5. AC equivalent circuit for a 4H-SiC MESFET with trap induced capacitance.

ative effect on  $I_{ds}$  in contrast with the surface traps, which results in an improvement in  $I_{ds}$ . As the doping concentration in the spacer increases,  $I_{ds}$  decreases as the depletion starts to extend to the channel region. When the doping concentration in the spacer becomes comparable with that in the channel,  $I_{ds}$  decays badly, as shown in Fig. 4(a). A similar situation can also be found in Fig. 4(b). However, deterioration of  $I_{ds}$  is not so severe, as shown in Fig. 4(a). In both cases, as the thickness of the spacer increases, the gate contact area to the spacer layer expands, thus more depletion region in the reverse-biased p–n junction is formed. Therefore,  $I_{ds}$  is reduced. To ensure that our proposed structure effectively improves the device properties, the p-type spacer layer is optimized to have a thickness of 50 nm and a doping concentration of 3 × 10<sup>15</sup> cm<sup>-3</sup>, and



Fig. 6. Signal AC parameter curves versus frequency for (a) transconductance and (b) drain conductance.

further studies are based on these dimensions.

Figure 5 shows the simplified small signal AC equivalent circuit for a 4H-SiC MESFET. As can be seen from the circuit, surface trap induced depletions are considered as extra capacitances on both sides of the gate.

The simulated small signal AC characteristics for both structures as a function of frequency at  $V_{\rm ds} = 60$  V and  $V_{\rm gs} =$ -17 V are presented in Fig. 6. Figure 6(a) shows the simulated transconductance  $(g_m)$  curves versus frequency. It is obviously seen that  $g_{\rm m}$  of a MESFET with the proposed structure is larger than that of a device with the BG-FP structure, which indicates that a MESFET with the proposed structure has better control on the drain current even at a frequency beyond the S band. Figure 6(b) shows the simulated drain conductance  $(g_d)$  curves versus frequency; in the saturation region,  $g_d$  is mainly determined by the effective channel length, for the BG-BF MES-FET, the channel length is compressed by surface traps along the channel to the drain side, which means that it has a larger  $g_d$ than the proposed structure. Parameters for the BG-BF MES-FET in AC simulation correspond with those in Ref. [15], unlike work in the DC simulation,  $L_{\rm g}$  is set to 0.4  $\mu$ m and the channel doping concentration is changed to  $2.7 \times 10^{17}$  cm<sup>-3</sup>. Also, the experimental data are included for comparison.

Figures 7(a) and 7(b), respectively, show simulated gate-source capacitance  $(C_{\rm gs})$  and gate-drain capacitance  $(C_{\rm gd})$  curves versus frequency under the same bias condition. It can be seen that  $C_{\rm gs}$  of the MESFET with the proposed structure is a bit larger than that of a device with a BG-FP structure, while  $C_{\rm gd}$  of the device with the proposed structure is smaller than that of the device with a BG-FP structure in the whole fre-



Fig. 7. Signal AC parameter curves versus frequency for (a) gate–source capacitance and (b) gate–drain capacitance.

quency region (from 1 Hz to 100 GHz). On the drain side of the gate, since the electric field is much stronger than that on the source side, electrons are more likely to be ejected into surface traps. During the signal cycle, there is insufficient time for the trap states to be neutralized. Therefore the trap induced capacitance results in an addition to  $C_{\rm gd}$ . For our proposed structure, the doping concentration in the spacer layer is designed to be two orders of magnitude lower than that in the channel, and the p-n junction depletion extends mainly to the lower doped p-type spacer layer. Compared to surface traps, spacer-induced depletion has a negligible effect on  $C_{gd}$ . Thus by isolating the surface traps, the proposed structure obtains a smaller  $C_{\rm gd}$  compared with a BG-FP structure. On the other hand, a field-plate overlapped on the oxide plays a role that cannot be neglected in the  $C_{\rm gd}$ , which may cause the deterioration of the output characteristics of MESFETs. For the proposed structure, an introduced p-type spacer can withstand part of the electric current brought by field field-plate, and the FP induced effect direct on the channel is mitigated. Therefore smaller FP induced depletion leads to smaller induced  $C_{gd}$ . In small signal and RF applications, the  $C_{\rm gd}$  acts as a feedback capacitance at the output port, which limits the maximum stable gain (MSG). The MESFET with the proposed structure improves the degradation of the output drain current caused by  $C_{\rm gd}$ . A smaller  $C_{\rm gd}$ results from better suppression of surface traps and a smaller negative effect induced by the field-plate.

 $f_{\rm T}$  and  $f_{\rm max}$  in a small signal AC model for MESFETs obey the following two expressions,



Fig. 8. Transient characteristics under  $V_{ds} = 20$  V.



Fig. 9. Transient characteristics under  $V_{ds} = 30$  V.

$$f_{\rm T} = \frac{g_{\rm m}}{2\pi \left(C_{\rm gs} + C_{\rm gd}\right)},\tag{1}$$

$$f_{\max} \leq f_{\mathrm{T}} \sqrt{\frac{g_{\mathrm{m}}}{g_{\mathrm{d}}}},$$
 (2)

where  $g_{\rm m}$  is the device transconductance,  $C_{\rm gs}$  is the device gate–source capacitance, and  $g_{\rm d}$  is the drain conductance. It can be calculated that the MESFET with the proposed structure has a  $f_{\rm T} = 11.1$  GHz and a  $f_{\rm max} = 28.5$  GHz, while those of a device with a BG-FP structure are 10.6 GHz and 24.2 GHz. There is a 5% improvement in  $f_{\rm T}$  and a 17.8% improvement in  $f_{\rm max}$ , respectively.

Figures 8 and 9 show the transient characteristics for MES-FETs with two structures under different conditions. The gate voltages are stepped from the quiescent point to one specific final voltage while the drain current is simulated versus time. The gate lag simulation starts from pinch off  $V_{gs} = -17$  V and  $V_{ds} = 20$  V, to final voltage  $V_{gs} = 0$  V and  $V_{ds} = 20$  V. The result of a BG-FP MESFET fits the measured data well<sup>[13]</sup>.

The gate-lag ratio is defined as the ratio of  $I_{ds}$  in transient mode ( $I_{dst}$ ) and  $I_{ds}$  in quiescent mode ( $I_{dsq}$ ), which indicates the trapping effect on the device during the microwave operation. As is revealed in Fig. 8, the value of  $I_{dst}/I_{dsq}$  is 88% for the proposed structure and 82% for the BG-FP structure.

The final voltage for the simulation shown in Fig. 9 is set to  $V_{\rm gs} = 0$  V and  $V_{\rm ds} = 30$  V to study the function of our proposed structure in high working conditions. The results show that the



Fig. 10. Gate-lag ratio versus spacer thickness.





Fig. 11. 2-D electric field distribution simulated at  $V_{ds}$  over 200 V for (a) a BG-FP structure and (b) the proposed structure.

gate-lag ratio of both structures is somewhat decreased because the trapping problem is enhanced by the increase in drain voltage. Furthermore, the difference in  $I_{dst}/I_{dsq}$  is more obvious under a larger drain voltage for trapping phenomena and is more serious for a larger drive, where improvement brought by the proposed structure is proven. Figure 10 makes out the gatelag ratio dependency on spacer thickness. The contact area between the Schottky gate and the p-type spacer layer increases with increasing spacer thickness, and equally the effective electrode area apply to the p-n junction is increased, which results in an addition to depletion in the p-n junction and causes a decrease in channel current. To obtain a favorable gate-lag ratio, the thickness of the spacer layer should not exceed a certain value for a MESFET with specific structural parameters.

For high power application, the power density is deduced from high output current and high working voltage, and the ability to endure as high a voltage as possible is significant to the performance of the device. For this consideration, the channel and the p-type spacer layer share the electrostatic potential.



Fig. 12. Breakdown characteristics of a BG-FP structure and the proposed structure.



Fig. 13. Relationship between breakdown voltage and thickness of spacer.

Thus the electric field distribution is improved, especially at the drain side of the gate edge, as shown in Fig. 11.

The Thornber model<sup>[16]</sup> is utilized to characterize the ionization coefficients for breakdown simulation. Figure 12 shows the breakdown characteristics of a BG-FP structure and the proposed structure. Due to improved distribution of electric field, a MESFET with a P-type spacer layer and field-plate obtains a higher breakdown voltage. The maximum theoretical output power density for a Class A amplifier is given by<sup>[17]</sup>

$$P_{\rm max} = \frac{I_{\rm dsat}(V_{\rm b} - V_{\rm knee})}{8},\tag{3}$$

where  $I_{dsat}$  is the saturation drain current density and  $V_{knee}$  is the knee voltage. According to Eq. (3), the maximum output power density of the proposed and conventional BG-FP MESFETs are about 11.2 W/mm and 9.5 W/mm, respectively.

Figure 13 illustrates the breakdown voltage dependency on spacer thickness. With the increase in thickness of the spacer layer, the breakdown voltage increases logarithmically. On condition that the desired output current is yielded, the thickness of the spacer should be designed to ensure as high a breakdown voltage as possible. In contrast, as discussed above, the thickness of the spacer layer should not exceed 100 nm to attain a large drain current. The favorable thickness of the spacer layer is optimized to be within the range from 50 to 100 nm.

#### 4. Conclusion

A 4H-SiC MESFET with a p-type spacer layer incorporated into the field-plate structure has been proposed. By comparison with the well recognized BG-FP structure, it is revealed that this novel structure has a similar but more effective function than prior works in surface trap suppression by isolating the conductive channel from the surface trap induced depletion. Furthermore, spacer layer induced depletion has a less negative effect on the drain current than surface traps, and the decrease in  $C_{\rm gd}$  leads to an increase in output drain current, especially in RF applications. In transient simulations, the proposed structure shows a favorable ratio of  $I_{dst}/I_{dsq}$  in the saturation region. Also, the proposed structure is proven to be applicable to high power applications. Moreover, the FP induced  $C_{\rm gd}$  is somewhat reduced by a p-type spacer layer, which makes the proposed structure more competitive for microwave applications. The characteristics of the device depending on the parameters of the proposed structure have been discussed to provide a reference for device design.

### References

- Clarke R C, Palmour J W. SiC microwave power technologies. Proc IEEE, 2002, 90: 987
- [2] Mitra S, Rao M V, Jones A K, et al. Transconductance frequency dispersion measurements on fully implanted 4H-SiC MESFETs. Solid State Electron, 2004, 48: 143
- [3] Binari S C, Klein P B, Kazior T E, et al. Trapping effects in GaN and SiC microwave FETs. Proc IEEE, 2002, 90: 1048
- [4] Hilton K P, Uren M J, Hayes D G, et al. Surface control of 4H SiC MESFETs. Mater Sci Forum, 2002, 389: 1387
- [5] Cha H Y, Thomas C I, Koley G, et al. Passivation effect on

channel-recessed 4H-SiC MESFETs. Mater Sci Forum, 2002, 433: 749

- [6] Cha H Y, Thomas C I, Koley G, et al. Reduced trapping effects and improved electrical performance in buried-gate 4H-SiC MESFETs. IEEE Trans Electron Devices, 2003, 50: 1569
- [7] Henry H G, Augustine G, DeSalvo G C, et al. S-band operation of SiC power MESFET with 20 W (4.4 W/mm) output power and 60% PAE. IEEE Trans Electron Devices, 2004, 51: 839
- [8] Sriram S, Hagleitner H, Namishia D, et al. High-gain SiC MES-FETs using source-connected field plates. IEEE Electron Device Lett, 2009, 30: 952
- [9] Cha H Y, Choi Y C, Eastman L F, et al. Simulation study on breakdown behavior of field-plate SiC MESFETs. International Journal of High Speed Electronics and Systems, 2004, 14: 884
- [10] Nozaki T, Oqawa M, Terao H, et al. Multi-layer epitaxial technology for the Schottky barrier GaAs field-effect transistor. Gallium Arsenide and Related Compounds, 1975: 46
- [11] Olafsson H O, Allerstam F, Sveinbjörnsson E Ö, et al. On shallow interface states in n type 4H-SiC metal–oxide–semiconductor structures. Mater Sci Forum, 2002, 389: 1005
- [12] Allerstam F, Sveinbjörnsson E Ö. A study of deep energy-level traps at the 4H-SiC/SiO<sub>2</sub> interface and their passivation by hydrogen. Mater Sci Forum, 2009, 600: 755
- [13] Hjelmgren H, Allerstam F, Andersson K, et al. Transient simulation of microwave SiC MESFETs with improved trap models. IEEE Trans Electron Devices, 2010, 50: 1569
- [14] Chen G, Qin Y F, Bai S, et al. Microwave power and simulation of S-band SiC MESFETs. Solid State Electron, 2010, 54: 353
- [15] Andersson K, Südow M, Nilsson P Å, et al. Fabrication and characterization of field-plated buried-gate SiC MESFETs. IEEE Electron Device Lett, 2006, 27: 573
- [16] Thornber K K. Applications of scaling to problems in high-field electronic transport. J Appl Phys, 1981, 52: 279
- [17] Schwierz F, Liou J J. Modern microwave transistors: theory, design and performance. Hoboken, New Jersey: John Wiley & Sons, 2003