A 8.75–11.2-GHz, low phase noise fractional-N synthesizer for 802.11a/b/g zero-IF transceiver*

Mei Niansong(梅年松)[†], Pan Yaohua(潘姚华), Huang Yumei(黄煜梅)[†], and Hong Zhiliang(洪志良)

State Key Laboratory of ASIC & Systems, Fudan University, Shanghai 201203, China

Abstract: An ultra broadband fractional-*N* frequency synthesizer for 802.11a/b/g zero-IF transceiver application is presented. The mathematical models for the behavior of the synthesizer's spur and phase noise are analyzed, and the optimization methodology is proposed. Measurement results exhibits that the frequency synthesizer's integrated phase noise is less than 1° (1 kHz to 100 MHz) with a 4.375 GHz carrier (after divide-by-2), and the reference frequency spur is below –60 dBc operating with a 33 MHz reference clock. The frequency synthesizer is fabricated on a standard 0.13 μ m RF CMOS process and consumes 39.6 mW from a 1.2 V supply voltage.

Key words: frequency synthesizer; VCO, phase frequency detector; sigma–delta modulator; charge pump **DOI:** 10.1088/1674-4926/32/6/065003 **EEACC:** 2570

1. Introduction

Frequency synthesizer (FS) is ubiquitous building block which is widely used in modern radio frequency (RF) communication system. Existing FS can be categorized into two groups: Integer-N and fractional-N (Frac-N) synthesizer. Compared to the integer one, the Frac-N synthesizer has the characteristic that frequency precision is free from integer ratio of input reference frequency. For a multimode system, Frac-N synthesizer is a good choice. Previous work has shown that many effective method to lower the phase noise and spur of the Frac-N synthesizer^[1-3]. In Refs. [1, 2], a compensation charge pump circuit's is adopted. In Ref. [3], three VCO is used to lower the phase noise. Unfortunately, these techniques still suffer from these limitations - large chip area, excessive power consumption.

In this paper, a low phase noise Frac-*N* FS for 802.11a/b/g zero-IF transceiver is described, which is able to cover the 2.4–2.48 GHz range (802.11b/g) and 5.15–5.35 GHz (802.11a band I). We proposed a lower phase noise and spur method without sacrificing the chip area and power; a single VCO is used to save area. The rest of paper is arranged as follows. Section 2 explains in detail the Frac-*N* FS spur and phase noise generation mechanism. Section 3 presents the optimized method and the detailed circuit implementation. Section 4 shows the chip test results and the conclusion are given in finally section.

2. System analysis

Figure 1 shows the block diagram of the Frac-*N* FS for 802.11a/b/g zero-IF transceiver. The frequency of the 802.11a is obtained by a divide-by-2 after VCO. A second divide-by-2 provides the orthogonal frequency for 802.11b/g transceiver. The phase noise and spur are two key figure of merit in

802.11a/b/g transceiver application. This section will introduce the mathematical models for the behavior of the synthesizer's spur and phase noise.

2.1. Sources of spur

In-band spur will affect the integrated phase noise of the synthesizer, out-band spur will interfere the adjacent channel signal to noise ratio. There are several sources that can cause spur in synthesizer system^[4].

(1) Fractional spurs. The sigma-delta modulator (SDM) output controls the division modulus of the prescaler. The output frequency f_{div} and reference frequency f_{ref} are not equal in steady state, but the average output frequency output $\overline{f_{\text{div}}}$ and f_{ref} are equal. The dynamic balance leads to possible spurious. Fractional spurs are usually located at the frequency offset $\left(\frac{M}{2^k}\right) f_{\text{ref}}$, k is the number of bits of the SDM, M is the digital input of the modulator, the spur can be reduced by input a random "dithering" [5, 6].

(2) Reference spurs. Frac-*N* FS also exists reference spurs due to the modulation of the VCO control voltage by the reference clock, which locate at sidebands $\pm n f_{ref}$ and its harmonics with respect to the carrier. The relative reference spur level to the carrier can be described as^[6]



Fig. 1. Block diagram of the Frac-N FS for 802.11a/b/g.

* Project supported by the National High Technology Research and Development Program of China (No. 2009AA011605).

© 2011 Chinese Institute of Electronics

[†] Corresponding author. Email: yumeihuang@fudan.edu.cn, meiniansong@fudan.edu.cn Received 23 December 2010, revised manuscript received 17 March 2011

$$L(nf_{\rm ref}) = 20 \lg \frac{I_{\varepsilon} Z_{\rm filt}(nf_{\rm ref}) K_{\rm VCO}}{nf_{\rm ref}},$$
 (1)

where $K_{\rm VCO}$ is the gain of the VCO, $Z_{\rm LPF}(nf_{\rm ref})$ is the transfer function of the loop filter, and $f_{\rm ref}$ represents the reference clock. The maximum equivalent current mismatch I_{ε} results from leakage current $I_{\rm leak}$, current mismatch Δi in the CP and timing mismatch $\Delta T_{\rm mis}$ in the PFD, which is given by

$$I_{\varepsilon} = I_{\text{leak}} + \Delta i \frac{\delta T_{\text{on}}}{T_{\text{ref}}} + I_{\text{cp}} \frac{\delta T_{\text{rms}} + \Delta T_{\text{mis}}}{T_{\text{ref}}},$$

where $\delta T_{\rm rms}$ is the root mean square (RMS) value of the time difference between the reference signal and the divided VCO signal, which is related to the type of SDM; $I_{\rm cp}$ is the nominal value of the CP current. The reference spur can be degraded by reducing $I_{\rm leak}$, $\Delta T_{\rm mis}$ and $\delta T_{\rm on}$. It is also helpful to reduce the value of $K_{\rm VCO}$.

2.2. Sources of noise

As shown in Fig. 1, the synthesizer consists of a crystal oscillator, a phase frequency detector, a charge pump with programmable output current, a multi-modulus divider, a SDM, a loop filter and a wideband voltage-controlled oscillator (VCO). These building blocks noise will directly affect the phase noise of the synthesizer. Phase noise power spectrum density (PSD) due to the individual building blocks of the synthesizer can be expressed by

$$\theta_{n, \text{total}}^{\text{out}}(f_{m}) = \theta_{n, \text{REF}}^{\text{out}}(f_{m}) + \theta_{n, \text{FIL}}^{\text{out}}(f_{m}) + \theta_{n, \text{Div}}^{\text{out}}(f_{m}) + \theta_{n, \text{VCO}}^{\text{out}}(f_{m}) + \theta_{n, \text{CP}}^{\text{out}}(f_{m}) + \theta_{n, \text{SDM}}^{\text{out}}(f_{m}) + \theta_{n, n}^{\text{out}}(f_{m}),$$
(2)

where $\theta_{n,REF}^{out}(f_m)$, $\theta_{n,FIL}^{out}(f_m)$, $\theta_{n,Div}^{out}(f_m)$, $\theta_{n,CP}^{out}(f_m)$, and $\theta_{n,SDM}^{out}(f_m)$ represent equivalent phase noise contributions due to each building block, $\theta_{n,n}^{out}(f_m)$ is the noise which is caused by nonlinearities of the PFD/CP, and f_m is the offset frequency. Following we will discuss the last four items noise contribution of the system.

(1) VCO noise. The equivalent output noise contributions of the VCO can be expressed as

$$\theta_{n, \text{VCO}}^{\text{out}}(f_{\text{m}}) = \theta_{n, \text{VCO}}(f_{\text{m}}) \left| \frac{1}{1 + H_{\text{o}}(f_{\text{m}})/N} \right|^2, \quad (3)$$

where $\theta_{n, VCO}(f_m)$ is the VCO phase noise PSD, and $H_o(f_m)$ is the synthesizer's open loop transfer function. In Eq. (3), VCO phase noise has high pass characteristic, which can be suppressed inside the loop band-width. A wide-band loop filter and low phase noise VCO are benefit for reducing noise contribution to synthesizer.

(2) Charge pump noise. The noise of CP does not always contribute to the output noise, only valid when the CP is on activated status. For Frac-*N* synthesizer, the CP's average activated time is $\delta T_{\rm rms} + \delta T_{\rm on}$, the second term is decided by the PFD and CP. The noise contribution of the CP can be approximately given by

$$\theta_{n,CP}^{\text{out}} = \left[(i_{p,n}^2 + i_{n,n}^2) * S_{\text{on}}(f_{\text{m}}) \right] \left| \frac{H_{\text{o}}(f_{\text{m}})}{1 + H_{\text{o}}(f_{\text{m}})/N} \frac{2\pi}{I_{\text{cp}}} \right|^2,$$
(4)

where $i_{p,n}^2$ and $i_{n,n}^2$ are represent the CP's PMOS and NMOS current power spectrum density (PSD), * is a convolution operator, $S_{on}(f_m)$ is the Fourier function of the $\delta T_{rms} + \delta T_{on}$ at the spectrum and can be written as

$$S_{\rm on}(f_{\rm m}) = \sum_{+\infty}^{-\infty} a_{\rm n}^2 \delta(f_{\rm m} - nf_{\rm o}), \qquad (5)$$

where $n f_0$ is the harmonic frequency, a_n is the Fourier coefficient and can be expressed as

$$a_{\rm n} = \frac{\sin[n\pi(\delta T_{\rm rms} + \delta T_{\rm on})/2T_{\rm ref}]}{n\pi}.$$
 (6)

In Eq. (4), we can suppress the CP noise contribution by reducing δT_{on} and the CP noise. Moreover decreasing the loop bandwidth is another effective method.

(3) Sigma-delta quantization noise. For an *m*th-order MASH-type SDM, the quantization noise is given by^[7]

$$\theta_{\rm n, SDM}(f_{\rm m}) = \frac{\pi^2 \Delta^2}{3f_{\rm s}} \left(2\sin\frac{\pi f_{\rm m}}{f_{\rm s}}\right)^{2(L-1)},\tag{7}$$

where L is the order of the modulator, f_s is the sample frequency, Δ is the minimum step size of the quantizer. The SDM quantization contributed to the noise of FS output signal can be expressed as

$$\theta_{n,SDM}^{out}(f_m) = \theta_{n,SDM}(f_m) \left| \frac{H_o(f_m)}{1 + H_o(f_m)/N} \right|^2.$$
(8)

The high frequency quantization noise of the SDM can be filtered as the loop filer has a low pass characteristic for this noise.

(4) Nonlinear noise. SDM high frequency quantization noise can be brought into the signal bandwidth through intermodulation caused by nonlinearities in the sub-block, results in a significant increase in-band phase noise floor. This has been reported previously in Refs. [8, 9]. In sigma-delta synthesizer, these nonlinearities mainly due to charge pump PFD characteristics.

When the synthesizer is on locked status, the output frequency f_{out} is fixed. But the frequency f_{div} is changing with the division ratio of the divider, which is difficult to align with the reference clock f_{ref} , but the average of the f_{div} is aligned with the reference clock. Assume time difference between reference signal and the divided VCO signal at the *k*th-period is δT_k , and the corresponding charge and discharge current of the charge pump are I_{up} and I_{dn} , respectively. The charge variation caused by CP charge and discharge current can be approximately as

$$Q_{\rm up, k} = I_{\rm up}(\delta T_{\rm k} + \delta T_{\rm on}) + \frac{I_{\rm up}}{2}(\tau_{\rm f, up} - \tau_{\rm r, up}) + Q_{\Delta, up}$$
$$Q_{\rm dn, k} = I_{\rm dn}\delta T_{\rm on} + \frac{I_{\rm dn}}{2}(\tau_{\rm f, dn} - \tau_{\rm r, dn}) + Q_{\Delta, dn}, \tag{9}$$

or

$$Q_{\rm up, k} = I_{\rm up} \delta T_{\rm on} + \frac{I_{\rm up}}{2} (\tau_{\rm f, up} - \tau_{\rm r, up}) + Q_{\Delta, \rm up},$$

$$Q_{\rm dn, k} = I_{\rm dn} (\delta T_{\rm k} + \delta T_{\rm on}) + \frac{I_{\rm dn}}{2} (\tau_{\rm f, dn} - \tau_{\rm r, dn}) + Q_{\Delta, \rm dn},$$
(10)

where $\tau_{\rm f, up}$ and $\tau_{\rm r, up}$ are the fall and rise time of the CP charge current, $\tau_{\rm f, dn}$ and $\tau_{\rm r, dn}$ are fall and rise times of the CP discharge current, $Q_{\Delta, up}$ is the charge caused by clock feed-through, current leakage and charge sharing of the UP transistor, $Q_{\Delta, dn}$ is the charge caused by clock feed-through, current leakage and charge sharing of the DN transistor. The net charge $Q_{\Delta, k}$ delivered to the loop filter is

$$Q_{\Delta,k} = |Q_{up,k} - Q_{dn,k}|.$$
 (11)

Substituting Eqs. (9) and (10) to Eq. (11), assume $I_{\rm up} = I_{\rm cp} \left(1 + \frac{\varepsilon}{2}\right)$ and $I_{\rm dn} = I_{\rm cp} \left(1 - \frac{\varepsilon}{2}\right)$, the total net charge is:

$$Q_{\Delta,k} = \left| \pm I_{cp} \delta T_k + \frac{\varepsilon}{2} I_{cp} \delta T_k + \frac{\varepsilon}{2} I_{cp} \delta T_{on} + (Q_{\Delta,up} - Q_{\Delta,up}) + \frac{I_{cp}}{2} [(\tau_{f,up} - \tau_{r,up}) - (\tau_{f,dn} - \tau_{r,dn})] + \frac{\varepsilon}{4} I_{cp} [(\tau_{f,up} - \tau_{r,up}) - (\tau_{f,dn} - \tau_{r,dn})] \right|, \quad (12)$$

where ε is relative mismatch between charge and discharge currents. The first term in Eq. (12) represents the desired charge; the second item represents the nonlinear item. the other items are constant item merely resulting in a DC offset, which can be eliminate by introducing a finite static phase error.

From Eq. (12), the nonlinearity is caused by the static mismatch of the charge pump. The input-referred phase error due to the nonlinearity is

$$i_{\rm k,\,err} = \frac{\partial Q_{\Delta,\,\rm k}}{\partial T} \approx \frac{Q_{\Delta,\,\rm k}}{T_{\rm ref}} = \frac{\varepsilon I_{\rm cp} \delta T_{\rm k}}{2T_{\rm ref}}.$$
 (13)

For high-order SDM, the distribution of δT_k is approximately Gaussian with mean 0 (under lock). The noise power spectral density due to the nonlinearities will be^[10]

$$\theta_{n,n}(f_m) = \frac{i_{k,err}^2}{f_{ref}} \left(1 - \frac{2}{\pi}\right), \qquad (14)$$

and substituting Eq. (13) into Eq. (14), we get:

$$\theta_{\rm n,\,n}(f_{\rm m}) = \frac{(\varepsilon I_{\rm cp})^2}{f_{\rm ref}} \frac{\sigma_{\delta T_{\rm k}}^2}{(2T_{\rm ref})^2} \left(1 - \frac{2}{\pi}\right),\tag{15}$$

where $\sigma_{\delta T_k}^2$ is the variance of δT_k . The CP current mismatch exhibits an approximately white noise PSD. The low frequency noise cannot be filtered as the loop filer has a low pass characteristic for this noise. So the in-band noise of the FS will be increased by the CP current mismatch.

From above analysis, any nonlinearity in the PLL building blocks, mainly in the PFD/CP IO characteristic, increases in-band noise and spurs; the VCO's phase noise increases outband noise. Therefore, the effective way is decrease the CP current mismatch (dynamic and static) and the VCO's phase noise.



Fig. 2. Ultra wideband VCO.



Fig. 3. (a) Capacitor array equivalent model (off). (b) Capacitor array equivalent model (on).

3. Circuit design

The synthesizer is designed for 802.11a/b/g zero-IF transceiver application, the synthesizer's frequency locking range from 9.6 (2.4–2.48 GHz for 802.11b/g) to 10.7 GHz (5.15–5.35 GHz for 802.11a band I) is required. 802.11a/b/g system imposes strict requirement on synthesizers phase noise and spur.

3.1. VCO

To cover this range with single VCO, while maintaining a small VCO gain, the VCO must feature several tuning curves, by using a 6-bit digital controlled capacitor array (DCCA). Figure 2 shows the VCO architecture. The cross-coupled negative transconductance cell (M3, M4) is used to compensate the losses in the LC tank, a resistor is used in the tail-current source to lower the noise of the VCO^[11]. When the operating frequency is higher than 10 GHz, the nMOS cross coupled pair is normally used since nMOS transistor has larger g_m than pMOS transistor that has the same channel Length and Width.

When VCO works at the frequency of above 10 GHz, excepting the Q factor of the inductor, the parasitic capacitance' s Q factor of the switch device will also affect the phase noise of the VCO. Figure 3 is the DCCA equivalent model. The Q factor of the capacitor is determined not only by Q factor of fixed capacitor but also Q factor of the DCCA. When the DCCA switches are all off, assuming $C_{\text{array}} \gg C_{\text{GD/S, ov}}$, the Q factor of the DCCA can be approximated as



Fig. 4. Block diagram of the PFD.

$$Q_{\text{DCCA, off}} = \frac{1}{2\pi f N_{\text{f}} W_{\text{f}} L_{\text{f}} C_{\text{GD/S, ov}}(\beta R_{\text{G, poly}} + R_{\text{D, S}})}, \quad (16)$$

where $W_{\rm f}$ is the channel width per finger, $N_{\rm f}$ is the number of fingers; $C_{\rm GD/S,\,ov}$, $R_{\rm D,\,S}$ and $R_{\rm G,\,ploy}$ are the switch's drain/source overlap capacitance per unit width, the source/drain parasitic resistance and the poly resistance of the gate, and β is the scale factor. $R_{\rm G,\,ploy}$ can be expressed as^[12]

$$R_{\rm G, \, ploy} = \frac{R_{\rm G, \, sh}}{N_{\rm f} L_{\rm f}} \left(W_{\rm ext} + \frac{W_{\rm f}}{\alpha} \right), \tag{17}$$

where $R_{G, sh}$ is the gate sheet resistance, L_f is the channel length, and W_{ext} is the extension of the poly-silicon gate over the active region. α is the factor, which is dependent on the layout structure, and $\alpha < 1$. Substituting Eq. (18) into Eq. (17) and omitting W_{ext} and R_{DS} , Equation (17) can be simplified as

$$Q_{\rm DCCA, off} = \frac{\alpha}{2\pi f \beta C_{\rm GD/S, ov} R_{\rm G, sh}} \frac{L_{\rm f}}{(W_{\rm f})^2}.$$
 (18)

When the DCCA switches are all on, the Q factor of the capacitor can be approximated as

$$Q_{\text{DCCA, on}} = \frac{\mu_{\text{n}} C_{\text{ox}} (V_{\text{GS}} - V_{\text{t}})}{\pi f C_{\text{array}}} \frac{N_{\text{f}} W_{\text{f}}}{L_{\text{f}}},$$
(19)

where C_{array} is the capacitance of the capacitor array. To ensure $\frac{N_f W_f}{L_f}$ at a certain value for the condition, decreasing the value of W_f is useful to improve the value of $Q_{\text{DCCA, off}}$. However, too short W_f will increase the parasitic capacitance, which is adverse to lowering the phase noise of the VCO. So we should make a trade-off between the finger number and the width value of the per-finger.

3.2. PFD and CP

From Eqs. (1), (4) and (15), the CP and PFD circuits are the main sources of spurs and in-band noise. Reduction of the



Fig. 5. Block diagram of the CP.

current mismatch (dynamic and static) of the CP is the most effective way to lower phase noise and spur of the synthesizer. For an ideal CP, the transfer curve of the output charge versus phase error is linear, but in fact the curve deviates from the ideal transfer curve. Whatever error remains in the charge pump output will impact the performance of the Frac-*N* FS.

According to Eq. (4), the short turn-on time contributes to reducing the phase noise of the CP. Figure 4 shows a high speed dynamic PFD^[13]; the reset time is less than 200 ps. The PFD compares the phase and frequency between the reference signal and the feedback signal to generate an up or down signal to the CP.

Figure 5 is a block diagram of the perfect current matching $CP^{[14]}$; M13 and M12 transistors are used to reduce dynamic response timing and charge injection of the CP. A rail-to-rail error amplifier in a feedback loop actively maintains the voltage V_1 equal to V_{out} , and the up current equal to down current in a wide range of the V_{out} . The mismatch of static current is less than 0.5% when the V_{out} , voltage is between 0.3–0.9 V. In order to reduce the clock feed-through and charge injection, the switch is not directly connected to the output. A delay unit in the PFD is used to eliminate the UP and DN signal timing mismatch.

3.3. Divider

Figure 6 shows the divider's block diagram. The frequency divider is composed of a 7.5/8 prescaler, a programmable counter, a 5-bit P counter and a 4-bit S counter. If the prescaler's control signal is set to "1", the division "8" will be selected. The P and the S counters divide the output signal frequency of the prescaler simultaneously. Note that the content of P must be larger than that of S. According to Eq. (8), a 7.5/8 prescaler is selected to reduce the quantization noise of the SDM.

J. Semicond. 2011, 32(6)

Table 1. Performance summary and comparison.				
	ISSCC ^[1]	JSCC ^[15]	RFIC ^[16]	This work
Technology (µm)	0.25 BiCMOS	0.18 CMOS	0.35 SiGe	0.13 CMOS
Power consumption (mW)	23.8	34	17	39.6
Ref. freq. (MHz)	25	20	1	33
Output frequency (GHz)	4.9	10	6	4.375
Phase noise @ 1 MHz (dBC/Hz)	NA	-102	-110	< -114
Ref. spur (dBc)	-68	< -48	< -65	< -60
Frequency range (GHz)	2.4-2.555, 4.18-6.12	8.67-10.12	5.5-6.4	8.75-11.2
Supply voltage (V)	2.5	1.8	2.2	1.2



Fig. 6. Block diagram of the divider.



Fig. 7. Chip microphotograph.

3.4. Sigma-delta modulator

For a high-order SDM, the spurious energy is whitened and shaped to high-frequency noise, which can be removed by lowpass loop filter (LPF). But high order SDM needs high order LPF. Considering above factors, a third-order single-loop SDM is used in this design.

4. Experimental results

The synthesizer chip was designed and implemented in a 0.13 μ m CMOS process. The chip area including the pads is 1.26 × 1.44 mm², while the active area is about 0.36 mm². A die photograph of the test chip is shown in Fig. 7. The chip consumes 39.6 mW in the 10 GHz band.

The frequency synthesizer's performance is measured using divide-by-2 circuit. The reference clock is derived from an off-chip 33 MHz crystal oscillator. Figure 8 shows the mea-



Fig. 8. The measured FS phase noise at 4.375 GHz.



Fig. 9. The measured FS output spectrum at 5.6 GHz.

sured FS phase noise at 4.375 GHz. The frequency synthesizer's integrated phase noise is less than 1°, the in-band phase noise is -89 dBc/Hz at 10 kHz offset and the out-band phase noise is -114.8 dBc/Hz at 1 MHz offset with a 4.375 GHz carrier. Figure 9 shows the measured spectrum indicating the reference spurs are -60.3 dBc at 33 MHz offset frequency with a 5.6 GHz carrier. Table 1 summarizes the FS performance and gives a comparison with a few published results. Compared to those similar synthesizers this work performance is competitive on phase noise and spur. An 8.75–11.2 GHz $\Sigma\Delta$ Frac-*N* frequency synthesizer for multi-mode zero-IF transceiver application has been presented. It was fabricated using a standard 0.13 μ m CMOS technology. Measurement results show that the frequency synthesizer's integrated phase noise is less than 1° with a 4.375 GHz carrier, and the reference frequency spur is below –60 dBc.

References

- Pellerana S, Levantino S, Samori C, et al. A dual-band frequency synthesizer for 802.11a/b/g with fractional-spur averaging technique. ISSCC Dig Tech Papers, 2005: 104
- [2] Meninger S E, Perrott H. A 1-MHz bandwidth 3.6-GHz 0.18 μ m CMOS fractional-*N* synthesizer utilizing a hybrid PFD/DAC structure for reduced broadband phase noise. IEEE J Solid-State Circuits, 2006, 41(4): 966
- [3] Chen T M, Chiu Y M, Wang C C, et al. A low-power fullband 802.11a/b/g WLAN transceiver with on-chip PA. IEEE J Solid-State Circuits, 2007, 42(2): 983
- [4] Riley T A D, Filiol N M, Qinghong D, et al. Techniques for in-band phase noise reduction in delta sigma synthesizer. IEEE Trans Circuits Syst II: Analog and digital signal processing, 2003, 50(11): 794
- [5] Muer B D, Steyaert M S J. A CMOS monolithic ΣΔ-controlled fractional-N frequency synthesizer for DCS-1800. IEEE J Solid-State Circuits, 2007, 37(2): 835
- [6] Hedayati H, Bakkaloglu B, Khalil W. Closed-loop nonlinear modeling of wideband $\Sigma\Delta$ fractional-N frequency synthesizers.

IEEE Trans Microw Theory Tech, 2006, 54(10): 3654

- [7] Miller B, Conley B. A multiple modulator fractional divider. Proc 44th Ann Symp Freq Contr, 1990: 559
- [8] Rhee W, Song B, Ali A. A 1.1 GHz CMOS fractional-N frequency synthesizer with a 3-bit third-order ΣΔ modulator. IEEE J Solid-State Circuits, 2000, 35: 1453
- [9] Temporiti E, Albasini G, Bietti I, et al. A 700-kHz bandwidth ΣΔ fractional synthesizer with spur compensation and linearization techniques for WCDMA applications. IEEE J Solid-State Circuits, 2004, 39(9): 1446
- [10] Arora H, Klemmer N, Morizio J. Enhanced phase noise modeling of fractional-N frequency synthesizer. IEEE Trans Circuits Syst I: Regular Papers, 2005, 52(2): 379
- [11] Mei Niansong, Sun Yu, Lu Bo, et al. A low spur, low jitter 10-GHz phase-locked loop in 0.13 μ m CMOS technology. Journal of the Semiconductors, 2011, 32(3): 035004
- [12] Cheng Y, Deen M J, Chen C H. MOSFET modeling for RF IC design. IEEE Trans Electron Devices, 2005, 52(7): 1286
- [13] Kim S, Lee K, Moon Y, et al. A 960-Mb/s/pin interface for skewtolerant bus using low jitter PLL. IEEE J Solid-State Circuits, 1994, 32(5): 691
- [14] Lee J S, Keel M S, Lim S, et al. Charge pump with perfect current matching characteristics in phased-locked loops. IEEE Electron Lett, 2000, 36: 1907
- [15] Lin T H, Lai Y J. An agile VCO frequency calibration technique for a 10-GHz CMOS PLL. IEEE J Solid-State Circuits, 2007, 42(2): 340
- [16] Klepser B, Scholz M, Kucera J J. A 5.7 GHz Hiperlan SiGe Bi-CMOS voltage-controlled oscillator and phase-locked loop frequency synthesizer. Proc IEEE Radio Frequency Integrated Circuits Symp, 2001: 61