A new high voltage SOI LDMOS with triple RESURF structure*

Hu Xiarong(胡夏融)[†], Zhang Bo(张波), Luo Xiaorong(罗小蓉), Yao Guoliang(姚国亮), Chen Xi(陈曦), and Li Zhaoji(李肇基)

State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China

Abstract: A novel triple RESURF (T-resurf) SOI LDMOS structure is proposed. This structure has a P-type buried layer. Firstly, the depletion layer can extend on both sides of the P-buried layer, serving as a triple RESURF and leading to a high drift doping and a low on-resistance. Secondly, at a high doping concentration of the drift region, the P-layer can reduce high bulk electric field in the drift region and enhance the vertical electric field at the drain side, which results in uniform bulk electric field distributions and an enhanced BV. The proposed structure is used in SOI devices for the first time. The T-resurf SOI LDMOS with BV = 315 V is obtained by simulation on a 6 μ m-thick SOI layer over a 2 μ m-thick buried oxide layer, and its R_{sp} is reduced from 16.5 to 13.8 m $\Omega \cdot cm^2$ in comparison with the double RESURF (D-resurf) SOI LDMOS. When the thickness of the SOI layer increases, T-resurf SOI LDMOS displays a more obvious effect on the enhancement of BV²/ R_{on} . It reduces R_{sp} by 25% in 400 V SOI LDMOS and by 38% in 550 V SOI LDMOS compared with the D-resurf structure.

Key words:SOI LDMOS; double resurf; triple resurf; REBULF; breakdown voltageDOI:10.1088/1674-4926/32/7/074006EEACC: 2560

1. Introduction

RESURF technology has been widely used in order to obtain a high breakdown voltage and low on-resistance in a lateral double-diffused metal–oxide–semiconductor field-effect-transistor (LDMOSFET). D-resurf and T-resurf structures have been realized in the bulk silicon LDMOS to reduce on-resistance^[1-5]. However, the T-resurf structure has not been reported to be applied to SOI LDMOS before and the optimization of P-buried layer has not been discussed yet. The P-layer can reduce bulk electric field in a high doping concentration in the drift region and enhance the vertical electric field at the drain side, which results in uniform bulk electric field distributions and an enhanced BV. The P-type buried layer can be easily implemented by using ion implantation without an extra process compared with the D-resurf structure.

2. Structure and mechanism

The cross section of a T-resurf SOI LDMOS is shown in Fig. 1. t_s and N_d are the thickness and doping concentration of the SOI layer. t_p , L_p and N_p are the thickness, length and doping concentration of the P-buried layer, respectively. t_M represents the distance from the top of the P-buried layer to the surface. The field plate here is used to avoid premature breakdown.

Figure 2 shows the electric field and potential distributions of D-resurf and T-resurf SOI LDMOSFETs. BV represents the breakdown voltage and R_{sp} represents the specific on-resistance. Figure 2(a) indicates that the vertical location (i.e. t_M) of the P-layer has great influence on the bulk electric field distributions. At the optimal doping concentration N_d = $7 \times 15 \text{ cm}^{-3}$ for a T-resurf SOI LDMOS with $t_{\rm M} = 1.5 \ \mu \text{m}$, D-resurf has a high electric field peak E_0 in the interface of the P-top and N-drift region. However, T-resurf ($t_{\rm M} = 1.5 \,\mu m$) has two lower electric field peaks E_1 and E_2 , which results in a reduced bulk electric field and the electric field concentration effect disappears. This effect is similar to the effects of REBULF technology^[6-8]. Moreover, the value of E_1 and E_2 is almost the same as the interface electric field E_{I12} , so a uniformly distributed bulk electric field is obtained in the SOI layer. This field distribution modulates the electric field at the drain side, leading to an enhanced average bulk field and thus an improved BV, as seen in Fig. 2(b). When $t_{\rm M} = 3 \ \mu {\rm m}$, the T-resurf structure has just one high electric field peak E_3 . This shows that the electric field peak approaches the bottom of the SOI layer. Moreover, the interface electric field of T-resurf ($t_{\rm M} = 3 \ \mu m$) is much lower than that of T-resurf ($t_{\rm M} = 1.5 \ \mu {\rm m}$) at the drain



Fig. 1. Schematic cross sections of a T-resurf SOI LDMOS.

* Project supported by the National Natural Science Foundation of China (Nos. 60806025, 60976060).

[†] Corresponding author. Email: h1_x2_r3@126.com

Received 5 January 2011, revised manuscript received 13 March 2011



Fig. 2. Electric field and potential distributions of D-resurf and T-resurf structures ($t_s = 6 \mu m$, $t_l = 2 \mu m$, $L_d = 20 \mu m$, $L_p = 17 \mu m$, $t_p = 1 \mu m$). (a) Vertical electric field along $x = 15 \mu m (L_d/2)$ in SOI layer. (b) Electric field and potential distributions at the drain. (c) Electric field distributions in the *x*-direction at the surface.

side, so the BV is decreased. The surface electric field is shown in Fig. 2(c). The vertical location of the P-layer has an obvious modulation effect on the surface field. T-resurf with $t_{\rm M} =$ 1.5 μ m has the lowest electric field at the source side and highest electric field at the drain side. The doping concentration of the drift region can be therefore the highest.

Figure 3 shows the off-state and on-state characteristics of D-resurf and T-resurf SOI LDMOSFETs. In Fig. 3(a), R_{sp} of T-resurf with $t_{\rm M} = 1.5 \ \mu \text{m}$ decreases to 13.8 m $\Omega \cdot \text{cm}^2$ from 16.5 m $\Omega \cdot \text{cm}^2$ of D-resurf LDMOS with the same BV = 315 V; or the BV of T-resurf increases from 286 V of D-resurf



Fig. 3. Off-state state and on-state characteristics comparison of D-resurf and T-resurf SOI LDMOS. (a) Comparison of specific onresistance versus breakdown voltage of D-resurf and T-resurf SOI LDMOS ($t_s = 6 \mu m$, $t_1 = 2 \mu m$, $L_d = 20 \mu m$, $L_p = 17 \mu m$, $t_p = 1 \mu m$). (b) On-state vertical current density along $x = L_d/2$ in SOI layer ($V_G = 15$ V and $V_D = 1$ V, the BV = 315 V).

structure to 315 V when two devices have the same $R_{\rm sp} = 13.8 \text{ m}\Omega \cdot \text{cm}^2$. The current density in the vertical direction at the on-state is given in Fig. 3(b). T-resurf with $t_{\rm M} = 1.5 \,\mu$ m has the largest current density above and below the P-layer compared with the other two structures.

3. Results and discussion

The parameters of P-buried layer are optimized with the 2-D simulator MEDICI. It can be observed from Fig. 4(a) that the T-resurf structure with $t_{\rm M} = 1.5 \ \mu$ m has the highest $N_{\rm d}$ of $7 \times 15 \ {\rm cm}^{-3}$ at the maximal BV, which results in a 16% decrease in $R_{\rm sp}$ compared with optimized $N_{\rm d} = 5.6 \times 15 \ {\rm cm}^{-3}$ of the D-resurf structure. Figure 4(b) shows the dependence of BV and $R_{\rm sp}$ on different $t_{\rm M}$. The best T-resurf optimal area is $1 \ \mu {\rm m} < t_{\rm M} < 1.5 \ \mu {\rm m}$.

Figure 5 shows the dependence of BV and R_{sp} on L_p . Theoretically, N_p should be increased to maintain the charge balance when the value of L_p is low. However, according to the SOI RESURF condition (the D-resurf model is used to approximate the T-resurf structure herein)^[9], N_p should not be too high in order to fully deplete, which causes a decreased in N_d as shown Fig. 5(a). Hence, a narrower P-buried layer has a smaller optimized N_d to maintain the BV of 315 V and the R_{sp}



Fig. 4. Influence of $t_{\rm M}$ on BV and $R_{\rm sp}$ ($t_{\rm s} = 6 \,\mu {\rm m}$, $t_{\rm I} = 2 \,\mu {\rm m}$, $L_{\rm d} = 20 \,\mu {\rm m}$, $t_{\rm p} = 1 \,\mu {\rm m}$, $L_{\rm p} = 17 \,\mu {\rm m}$). (a) Sensitivity of BV and $R_{\rm sp}$ with $N_{\rm d}$ for different $t_{\rm M}$. (b) Dependence of BV and $R_{\rm sp}$ on different $t_{\rm M}$. The best T-resurf optimal area is obtained here.

is increased. But when $L_p > 18 \ \mu\text{m}$, the $R_{\rm sp}$ increases dramatically because the JFET resistance near the source becomes the main element of $R_{\rm sp}^{[10]}$. Figure 5(b) indicates the influence of $L_{\rm p}$. When 16 $\mu\text{m} < L_{\rm p} < 18 \ \mu\text{m}$, the optimal T-resurf area is obtained.

In general, T-resurf with optimal $t_{\rm M}$ can reduce the bulk electric field in a high drift region doping and enhance electric field at the drain side, which results in a uniform bulk electric field distributions and a high FOM of BV^2/R_{on} . This also applies to the SOI LDMOS with $t_s > 6 \ \mu m$. The vertical electric field distributions at the drain side are compared in Fig. 6 at $t_s = 6$, 10 and 20 μ m. When t_s increases, the SOI layer sustains more proportion of the BV and the modulation effect of P-layer is more apparent. T-resurf with $t_s = 20 \ \mu m$ has the same critical electric field as D-resurf structure but the BV is increased by 118 V due to the enhanced bulk electric field, while T-resurf with $t_s = 10 \ \mu m$ and $t_s = 6 \ \mu m$ is increased by 68 V and 29 V, respectively. Figure 7 shows the phenomenon. At the same BV for the D-resurf and T-resurf structures, T-resurf has higher N_d and N_p as seen in Fig. 7(a). T-resurf also has higher $(N_{d,T} - N_{d,D})/N_{d,D}$ for a larger t_s value. Figure 7(b) shows the dependence of BV and R_{sp} on t_s . T-resurf structure reduces $R_{\rm sp}$ by 25% in 400 V SOI LDMOS and reduces $R_{\rm sp}$ by 38% in 550 V SOI LDMOS, compared with D-resurf structure.



Fig. 5. Dependence of BV and $R_{\rm sp}$ on $L_{\rm p}$ (the middle of the P layer is at $x = 15 \,\mu$ m which is also the middle of the drift region. $t_{\rm p} = 1 \,\mu$ m, $t_{\rm M} = 1.5 \,\mu$ m). (a) Sensitivity of BV and $R_{\rm sp}$ with $N_{\rm d}$ for different $L_{\rm p}$. (b) Dependence of BV and $R_{\rm sp}$ on $L_{\rm p}$ at the same $N_{\rm d} = 7 \times 10^{16} \,\mathrm{cm^{-3}}$. The best T-resurf optimal area is obtained here.



Fig. 6. Comparison of D-resurf and T-resurf electric field at the drain side when $t_s = 6$, 10 and 20 μ m ($t_I = 2 \mu$ m, $t_p = 1 \mu$ m). The doping concentration of drift region is $N_d = 7 \times 15 \text{ cm}^{-3}$ for $t_s = 6 \mu$ m, $N_d = 3.4 \times 15 \text{ cm}^{-3}$ for $t_s = 10 \mu$ m, $N_d = 1.2 \times 15 \text{ cm}^{-3}$ for $t_s = 20 \mu$ m (each N_d is T-resurf optimal doping concentration) and the lateral dimension is designed to meet the vertical breakdown conditions.

4. Conclusion

A novel T-resurf SOI LDMOS structure has been proposed. This structure has been reported in SOI LDMOS and



Fig. 7. Comparison of $R_{\rm sp}$, BV and $N_{\rm d}$, $N_{\rm p}$ versus $t_{\rm s}$ of D-resurf and T-resurf SOI LDMOS for $t_{\rm s} = 6$, 10 and 20 μ m ($t_{\rm I} = 2 \mu$ m, $t_{\rm p} = 1 \mu$ m). (a) Dependence of $N_{\rm d}$ and $N_{\rm p}$ on $t_{\rm s}$. (b) Dependence of BV and $R_{\rm sp}$ on $t_{\rm s}$. The lateral dimension is designed to meet the vertical breakdown conditions.

the optimization of P-buried layer has been investigated for the first time. The buried P-layer can reduce bulk electric field in drift region in a high doping concentration and enhance electric field at the drain side, which results in a uniform bulk electric field distributions and an enhanced BV. The T-resurf structure provides the on-resistance reduction of 16%, 25% and 38% compared with D-resurf structure in 315 V, 400 V and 550 V SOI LDMOS, respectively.

References

- Imam M, Hossain Z, Quddus M, et al. Design and optimization of double-RESURF high-voltage lateral devices for a manufacturable process. IEEE Trans Electron Devices, 2003, 50(7): 1697
- [2] Disney D R, Paul A K, Darwish M, et al. A new 800 V lateral MOSFET with dual conduction paths. Proceedings of International Symposium on Power Semiconductor Devices & ICs, Osaka, 2001: 399
- [3] Banerjee S, Parthasarathy V, Manley M. Design of stable 700 V lateral MOSFET for new generation, low-cost off-line SMPS. Proceedings of International Symposium on Power Semiconductor Devices & ICs, USA, 2010: 269
- [4] Luo X R, Wang Y G, Yao G L, et al. High voltage partial SOI LD-MOS with a variable low-k dielectric buried layer and a buried p-layer. IEEE Electron Device Lett, 2010, 31(6): 594
- [5] Hua T T, Guo Y F, Sheu G. A 2D analytical model of bulk-silicon triple RESURF devices. Proceedings of International Conference on Solid-State and Integrated Circuit Technology, Shanghai, China, 2010: 1850
- [6] Zhang Bo, Duan Baoxing, Li Zhaoji. Breakdown voltage analysis of a REBULF LDMOS structure with an n+-floating layer. Chinese Journal of Semiconductors, 2006, 27(4): 730
- [7] Cheng J B, Zhang B, Li Z J. A novel 1200 V LDMOSFET with floating buried layer in substrate. IEEE Electron Device Lett, 2008, 29(6): 645
- [8] Cheng J B, Zhang B, Li Z J. Longitudinal junction termination technique by multiple floating buried-layers for LDMOST. Electron Lett, 2008, 44(15): 933
- [9] Guo Yufeng, Fang Jian, Zhang Bo, et al. A 2D analytical model of SOI double RESURF effect. Chinese Journal of Semiconductors, 2005, 26(4): 764
- [10] Hossain Z, Imam M, Fulton J. Double-RESURF 700 V Nchannel LDMOS with best-in-class on-resistance. Proc Int ISPSD Conf, 2002: 137