




Fig. 2. Differential sense amplifier based on current-code.

The circuit is composed of cell path circuit, which extracts the cell current, a reference path circuit, which extracts reference current, and a comparison output circuit by which cell current and reference current are compared and then the result is issued. I_{CELL} is the cell current flowing through BL clamp loop and then is mirrored one time by the current mirror. $I_{REFCELL}$ is the reference current flowing through the reference BL clamp loop and then is mirrored two times by the current mirror. I_{CELL} and $I_{REFCELL}$ then are compared generating differential current converted into differential voltage on node SO, and SOUT representing the output logical value is then issued from the comparison. In addition, the BL clamp loop circuit is responsible for guaranteeing minimal mismatch between the BL voltage and the reference BL voltage, which guarantees matching between the cell and reference currents.

2.2. Drawback of the above sense amplifier

(1) The structure cannot realize a very high read access speed.

Since the relation between I_{CELL} and $I_{REFCELL}$ is unknown during pre-charge, the voltage on node SO may be any value. Even worse, the node SO will need a long time to be charged or discharged, which directly affects read access speed and even leads to error during fast access times.

(2) The structure has a bad power noise.

Taking account of high read access speeds, a large capacitance cannot be inserted into the immediate node. When the VDD suddenly varies, the PMOS's gate (MP1, MP2, MP3, MP4) or the NMOS's gate (MN1, MN2) cannot over time keep up with the variation, which directly leads to a current gap between I_{CELL} and $I_{REFCELL}$, and even worse, causes error switches on node SO and error of SOUT.





Fig. 3. (a) Circuit diagram of the proposed sense amplifier. (b) Timing diagram for the operation of the proposed sense amplifier.

(3) The structure has low sense precision.

Current mirror pairs are used many times in the structure and process mismatch between devices is large, which directly affects the sense accuracy. Another reason is that node SO has large output swing; the channel modulation effect is fatal for sense accuracy.

(4) The structure cannot work with a low voltage supply under 1.5 V.

The equation of the lowest voltage for the structure is expressed as follows:

$$V_{DDmin} = V_{BL} + V_{dsMN3} + V_{thMP1} + V_{ovMP1}, \quad (1)$$

where V_{BL} is at least designed as V_{th} thanks to the need for guaranteeing the size of cell current, which results in the lower work voltage is large.

(5) The structure has large power consumption.

The reference current is used only once and the cell current is dublicately used due to many bits read simultaneously. So the equation of power is expressed as follows:

$$I_{vdd} = N(I_{CELL} + I_{REF-com} + I_{BL-precharge}) + I_{REF}, \quad (2)$$

where $I_{REF-com} = 0.35I_{CELL}$ and data 0.35 is reference cell current trip point.

In Eq. (2), N is the times that the sense amplifier is repeatedly used. $I_{REF-com}$ is the reference comparison current. I_{REF} is the current of reference current generator. $I_{BL-precharge}$ is BL pre-charge current.





Fig. 5. Sense time with respect to cell current.

Fig. 6. Sense time with respect to V_{DD} .

sense being enabled. It can be seen that read access time is composed of three parts. They are, respectively, BL precharge time, real sense time and dynamic sense pulse. For flash memory, data is stored in a memory cell as a threshold voltage change accomplished by injecting or extracting electrons in its floating gate. In other words, the cell current of the selected memory cell is changed according to the stored data. As has been known, the delay of operation for data-0 is shorter than that for data-1 in the first order model due to the different cell current of data-1 and data-0. Figure 5 shows the simulation result with respect to cell current. Cell current is distributed by the cell current of 0-data and 1-data. As can be observed, the new system needs smaller sense time than the old system, and sense time is not sensitive to cell current in an individual region. So we can expect a very limited access time variation due to the memory cell current variation using the proposed sense amplifier. Simultaneously, cell current relative to data-1 needs much more delay than cell current relative to data-0.

As has been mentioned, the new structure can work with low voltage at 1 V. Figure 6 illustrates the sense time with respect to the supply voltage using new proposed sense amplifier. It is clear that the proposed sense amplifier has a smaller sense time at a wide range of supply voltage that is larger than or equal to 1 V. Therefore, the proposed sense amplifier is very suitable for low voltage applications.

Figure 7 represents the comparison of the current consumption of the new sense amplifier with a conventional amplifier both used in read of 32 bits. The current consumption is estimated as an average value in one read cycle. As can be seen

30 μA	28 μA	Control block
5 $\mu\text{A} \times 32$	25 $\mu\text{A} \times 32$	Sense amp current mirror
50 $\mu\text{A} \times 32$	48 $\mu\text{A} \times 32$	Bitline charge
20 μA	0 μA	REF GEN
78 μA	65 μA	Irefcell GEN
5 $\mu\text{A} \times 32$	0	Dynamic sense
5 $\mu\text{A} \times 32$	5 $\mu\text{A} \times 32$	BL clamp
2.2 mA	2.6 mA	Total current consumption

Fig. 7. Current consumption comparison between proposed and conventional structure.




Fig. 8. Flash memory and sense amplifier layout.

in Fig. 7, current consumption is much smaller using new sense amplifier than in a conventional scheme. There are mainly two reasons for this. One is that new structure reduces the current mirror number used, and the other is that current mirror used adopts a new method. Likewise, based on new current mirror method, reference cell current generation circuit consumes smaller consumption than a conventional structure. Total current consumption is reduced by about 15%.

Through these simulations, it can be seen that the new structure has advantages over a conventional sense amplifier. Firstly, it can work with low voltage at 1 V and has a smaller consumption than a conventional sense amplifier. Secondly, it has smaller read access time than conventional structure.

A $64k \times 32$ memory with a sense amplifier has also

Table 1. Test result of memory with the sense amplifier.

V_{DD} (V)	1.0	1.1	1.2	1.3	1.4	1.6	1.7	1.8	2
$T_{aa,x}$ (ns)	16.5	16	16	15	13	12.5	12	12	13
$T_{aa,y}$ (ns)	16.5	16	16	15	13	12.5	12	12	13

been simulated based on SMIC 90nm process and about 100%–200% improvement of the access time has been obtained at 1 V. Because of the direct sensing scheme both the reliability and the performances of the memory are optimized. The layouts of the flash memory and the sense amplifier are illustrated in Fig. 8. Simultaneously, the test result is shown in Table 1. In the table, $T_{aa,x}$ represents access time relative to the change of X address and $T_{aa,y}$ represents access time relative to the change of Y address.

As can be seen, the access time relative to voltage V_{DD} in the table is slower than that in design simulation and the gap ranges from 0.5 to 1 ns. Simultaneously, the total current consumption of test is around 2.25 mA, which is nearly equivalent to that of design simulations under the same condition.

5. Conclusion

A new sense amplifier for flash memory has been designed in this paper. Low-voltage reference current extraction and a

dynamic output approach are employed to realize performance indicators such as low voltage and high speed. The sense time is enhanced a great deal according to the simulation result. The amplifier can work with low voltage at 1 V and the power of single dynamic amplifier is optimized by 15%.

References

- [1] Otsuka N, Horowitz M A. Circuit techniques for 1.5 V power supply flash memory. *IEEE J Solid-State Circuits*, 1997, 32(8): 1217
- [2] Liu Jiang, Wang Xueqiang, Wang Qin, et al. A low-voltage sense amplifier for high-performance embedded flash memory. *Journal of Semiconductors*, 2010, 31(10): 105001
- [3] Kajiya S, Fujito M, Kasai H, et al. A 300 MHz embedded flash memory with pipeline architecture and off-set sense amplifier for dual-core automotive microcontrollers. *Proc ASSCC*, 2008: 257
- [4] Papaix C, Daga J M. A new single ended sense amplifier for low voltage embedded EEPROM non volatile memories. *Proc Int Workshop on MTDI*, 2002: 149
- [5] Conte A, Giudice G L, Palumbo G, et al. A high-performance very low-voltage current sense amplifier for nonvolatile memories. *IEEE J Solid-State Circuits*, 2005, 40(2): 507
- [6] Tanzawa T, Takano Y, Taura T, et al. A 1.2 V sense amplifier for high-performance embeddable NOR flash memories. *Proc IS-CAS*, 2005, 2: 1266