GIDL current degradation in LDD nMOSFET under hot hole stress*

Chen Haifeng(陈海峰)1,†, Ma Xiaohua(马晓华)2, Guo Lixin(过立新)1, and Du Huimin(杜慧敏)1

1School of Electronic Engineering, Xi’an University of Posts and Telecommunications, Xi’an 710121, China
2School of Technical Physics, Xidian University, Xi’an 710071, China

Abstract: The degradation of gate-induced drain leakage (GIDL) current in LDD nMOSFET under hot holes stress is studied in depth based on its parameter $I_{\text{DIFF}}$. $I_{\text{DIFF}}$ is the difference of GIDL currents measured under two conditions of drain voltage $V_D$ = 1.4 V and gate voltage $V_G$ = -1.4 V while $V_{DG}$ is fixed. After the stress GIDL currents decay due to holes trapping in the oxide around the gate-to-drain overlap region. These trapped holes diminish $\Delta E_X$ which is the deference of the lateral electrical field of these two symmetrical measurement conditions in the overlap region so as to make $I_{\text{DIFF}}$ lessening. $I_{\text{DIFF}}$ extracted from GIDL currents decreases with increasing stress time $t$. The degradation shifts of $I_{\text{DIFF,MAX}}$ ($\Delta I_{\text{DIFF,MAX}}$) follows a power law against $t$: $\Delta I_{\text{DIFF,MAX}} \propto t^m$, $m = 0.3$. Hot electron stress is performed to validate the related mechanism.

Key words: GIDL; hot hole; LDD; band-to-band

DOI: 10.1088/1674-4926/32/11/114001 EEACC: 2530; 2560R

1. Introduction

Gate-induced drain leakage (GIDL) current originates from the gate-drain overlap region and is easily affected by the trapped charge and interface states in this region[1]. Reference [2] found that GIDL current increases after hot electron injection. Lo et al. show that the oxide trapped charge has different effect on GIDL current from the interface state[3]: the oxide trapped charges shift the flat-band voltage and interface states introduce the trap-assisted GIDL tunneling current.

As the effective channel length of MOSFET decreases sharply, the ratio of gate-to-drain overlap to whole device’s size becomes larger. Meanwhile, the maximal lateral electric field moves from channel on the gate-to-drain region because the light drain doping (LDD) structure is adopted. These two factors lead to the gate-to-drain overlap of LDD MOSFET suffering more severe hot carrier damage than before[4,5]. Because the GIDL current is sensitive to the damage in this region, using GIDL current to evaluate the damage should be very effective. A lot of interest has been focused on this field. Cheng studied the anneal of LDD nMOSFET’s damage in hydrogen or deuterium based on the GIDL current[6]. Recently, Hu[7] discussed HCI effects on ultra-thin LDD nMOSFET through GIDL current degradation and Reference [8] also used this method to investigate the oxide degradation under after stresses in the LDD nMOSFET’s. However, all of them only focused on the varieties of current value of certain point at GIDL current curve pre and post the stress and cannot have a further research on this GIDL current degradation itself.

In our previous paper[9], we proposed a parameter $I_{\text{DIFF}}$ of GIDL current and used it to study the influence of gate voltage $V_G$ and drain voltage $V_D$ on GIDL current. $I_{\text{DIFF}}$ is the difference of GIDL currents measured under two conditions at the constant $V_{DG}$: in one condition $V_D$ is fixed and in another’s $V_G$ is fixed while $V_D = [V_G]$. Based on the parameter $I_{\text{DIFF}}$ of GIDL current, this paper studies the degradation of GIDL current deep in LDD nMOSFET damaged by the hot holes stress (HHS). The mechanism and the characteristics of degradation are discussed. Hot electron stress (HES) is also used to validate the related mechanism.

2. Devices and experiments

The devices used in this study were LDD nMOSFETs with $n^+$ poly-Si fabricated by 90 nm CMOS technology. The gate oxide thickness $T_{\text{ox}}$ was 4 nm with decoupled-plasma-nitridation (DPN) processing and the gate length $L$ was 0.16 $\mu$m. HHS was performed at condition: $V_G = V_{\text{TH}} = 0.45$ V, $V_D = 2.5$ V. Stress was interrupted at regular intervals (200, 400, 600, 800 and 1000 s) while GIDL current was measured. The whole stress time was 1000 s. GIDL currents $I_{\text{GIDL}}$ were the drain currents measured at $V_D = 1.4$ V with sweeping $V_G$ from 0 to −1.4 V and also measured at $V_G = -1.4$ V with sweeping $V_D$ from 0 to 1.4 V, respectively. All the electrical tests were performed by using a Keithley 4200 precision semiconductor parameter analyzer. In addition, Silvaco software was applied to simulate the electrical field under the stress condition in the device for analyzing degradation.

3. Results and discussion

Figure 1(a) shows the $I_{\text{GIDL}}$−$V_D$ curves at $V_G = -1.4$ V and $I_{\text{GIDL}}$−$V_G$ curves at $V_D = 1.4$ V pre and post HHS. After hot holes are injected in the oxide, it can be seen that $I_{\text{GIDL}}$ curves shift downwards and shifts much more as the stress time increases. This shift arises from the reason as follows:

* Project supported by the Specialized Research Fund of the Education Department of Shaanxi Province, China (No. 11JK0902) and the Innovational Fund for Applied Materials of Xi’an, China (No. XA-AM-201012).
† Corresponding author. Email: heellor@163.com
Received 26 April 2011, revised manuscript received 17 July 2011 © 2011 Chinese Institute of Electronics
the trapped holes make silicon surface field in the overlap region decrease so as to make the electron tunneling length increase. Then the band-to-band tunneling (BBT) monishes and the GIDL current relying on BBT decay. The decay of $I_{\text{GIDL}}$ increases with the trapped holes increasing as stress time continues. From Fig. 1(a), it is also found that the GIDL currents after stress do not enhance in the low $V_D$ region and low $V_G$ region, respectively. Namely, there are few or no interface states generated in this HHS and so trap assistant BBT cannot take place to enhance the GIDL current.

For studying the degradation of GIDL current deeply, we adopt the conception of the parameter $I_{\text{DIFF}}$ of GIDL current mentioned in Ref. [9]. In the case of this letter, $I_{\text{DIFF}}$ equals the value of the GIDL current in $I_{\text{GIDL}}$ curve at $V_D = 1.4$ V minus that in $I_{\text{GIDL}}$ curve at $V_G = -1.4$ V under constant $V_{DG}$. GIDL current composing of electron tunneling and hole tunneling current. GIDL electron tunneling current part related with whole electrical field keeps invariable under the constant $V_{DG}$. However the different $V_D$ in the two measurement conditions above under the constant $V_{DG}$ results in the different lateral electrical field and the GIDL hole tunneling current part relying on the lateral electrical field is different. Thus the whole GIDL currents in these two symmetrical conditions are not same and $I_{\text{DIFF}}$ reflects the difference. Further, this difference of lateral electrical field of the two measurement conditions under constant $V_{DG}$, defined as $\Delta E_X$, induces the diverse hole-tunneling and leads to the appearance of $I_{\text{DIFF}}$. It is well known that the damage of device during stress often occur in the maximum electrical field [10]. So hole trapping occurs in the oxide at the interface of the LDD region during HHS because the maximum electrical field of LDD nMOSFET locates in this region. These trapped holes affect the lateral electrical field. Accordingly, they change $\Delta E_X$ and make $I_{\text{DIFF}}$ vary. $I_{\text{DIFF}}$ increases with increasing $\Delta E_X$ and vice versa. Figure 1(b) is the $I_{\text{DIFF}}$-$V_{DG}$ curves extracted from GIDL current pre and post stress. It shows that the $I_{\text{DIFF}}$ curve’s peak $I_{\text{DIFF, MAX}}$ around $V_{DG} = 2.6$ V decreases and the whole curve shift downwards as the stress time increases from 0 to 1000 s. On the basis of discussion above, the trapped holes should induce $\Delta E_X$ decrease and then $I_{\text{DIFF}}$ decreases.

In order to assure whether $\Delta E_X$ decrease due to holes trapping, we simulate $\Delta E_X$ of two dimension (2D) in the overlap region pre and post HHS. The simulated LDD nMOSFET has the same 2D structure of $T_{ox} = 4$ nm and $L = 0.16 \mu m$ as the experimental device, as shown in Fig. 2(a). Because $I_{\text{DIFF, MAX}}$ is around at $V_{DG} = 2.6$ V, so here $\Delta E_X$ is expressed as the difference of the lateral electrical fields at the condition of $V_D = 1.4$ V/$V_G = -1.2$ V and at that of $V_D = 1.2$ V/$V_G = -1.4$ V under $V_{DG} = 2.6$ V. Since the repitorial maximum density of trapped positive charges generated during the HHS stress in the oxide approaches the magnitude of $10^{12}$ cm$^{-2}$ [11, 12], the density of trapped positive charges located in the oxide of gate-to-drain overlap region is set to increase from $3 \times 10^{10}$ to $1 \times 10^{11}$.
$10^{12}$ cm$^{-2}$ during the simulation. Figure 2(b) shows the distribution of $\Delta E_X$ of $I_{\text{DIFF, MAX}}$ along the channel direction after hot holes (positive charges) are trapped in oxide of the overlap region. From Fig. 2(b), it can be seen that $\Delta E_X$ curve shifts downwards and its peak lowers while increasing the density of trapped positive charges. It can be deduced that more and more positive charges are trapped as stress time is prolonged, lessen and lessen $\Delta E_X$ of every certain point of $I_{\text{DIFF}}$ curve becomes. Thus the curve of $I_{\text{DIFF}}$ shifts downwards according to the relationship of $\Delta E_X$ and $I_{\text{DIFF}}$. The simulated result in Fig. 2(b) accounts for the degradation of $I_{\text{DIFF}}$ in Fig. 1(b).

$I_{\text{DIFF, MAX}}$ are extracted from Fig. 1(b) to describe the effect of HHS on the degradation of $I_{\text{DIFF}}$ quantitatively. Figure 3 shows the relationship of $I_{\text{DIFF, MAX}}$ degradation with stress time $t$ under double-logarithm coordinate. Notes that $I_{\text{DIFF, MAX}}$ degradation varies linearly with stress time under double-logarithm coordinate. Namely, $I_{\text{DIFF, MAX}}$ degradation follows a power law against $t$. This relationship is: $\Delta I_{\text{DIFF, MAX}} \propto t^m$, $m$ denotes the slope of line and $m = 0.3$. This degradation equation has the similar form with the threshold voltage $V_{\text{TH}}$ under hot carrier stress. Accordingly, $I_{\text{DIFF, MAX}}$ can reflect the degradation of device after HHS like $V_{\text{TH}}$.

The discussion on relationship of $I_{\text{DIFF}}$ degradation with stress time under HHS above is based on the theory of $\Delta E_X$ affecting $I_{\text{DIFF}}$ mentioned above. On the assumption that our theory is reasonable, $I_{\text{DIFF}}$ should increase while $\Delta E_X$ increases. We simulate the situation of hot electron trapping in the oxide of gate to drain overlap region. Since the reportorial maximum density of HES induced trapped negative charges in the oxide also approaches the magnitude of $10^{12}$ cm$^{-2}$[11], the density of trapped negative charges is also set from $3 \times 10^{10}$ to $1 \times 10^{12}$ cm$^{-2}$ during the simulation. Figure 4(a) shows $\Delta E_X$ become larger and larger as the density of trapped negative charges varies from $3 \times 10^{10}$ to $1 \times 10^{12}$ cm$^{-2}$. Also according to the theory of $\Delta E_X$ affecting $I_{\text{DIFF}}$, $I_{\text{DIFF}}$ should increase. We apply the HES on the LDD nMOSFET with $T_{\text{OX}} = 4$ nm, $L = 0.16 \mu m$ and $W = 6 \mu m$ to testify this deduction. The HES condition is set up[13, 14]: $V_G = V_D = 2.5$ V. The experiment shows that $I_{\text{DIFF}}$ curve shifts upwards while HES time increases from 0 to 200 s to 600 s, as can be seen in Fig. 4(b). As we known, longer and longer the stress time, more and more electrons are trapped. The experiment indicates that $I_{\text{DIFF}}$ increases with increasing trapped hot electrons (negative charges).

This HES experimental result matches the simulation result well, which sufficiently approves the theory of $\Delta E_X$ affecting $I_{\text{DIFF}}$ and also indicates that the discussion above on relationship of $I_{\text{DIFF}}$ degradation with stress time under HHS is reasonable.

4. Conclusion

This paper studies the degradation of GIDL current deeply in LDD nMOSFET damaged by the HHS through discussing characteristics of the parameter $I_{\text{DIFF}}$. $I_{\text{DIFF}}$ is extracted from GIDL current pre and post stress. It decreases with increasing stress time. This ascribes that the holes trapping in the oxide of gate to drain overlap region induce $\Delta E_X$. Consequently $I_{\text{DIFF}}$ decreases. The degradation shifts of $I_{\text{DIFF, MAX}}$, $\Delta I_{\text{DIFF, MAX}}$, follows a power law against stress time $t$. This relationship is: $\Delta I_{\text{DIFF, MAX}} \propto t^m$, $m = 0.3$. Based on the simulation and hot electron experiment result, the mechanism of $I_{\text{DIFF}}$ degradation under HHS is approved. $I_{\text{DIFF}}$ provides another way to analyze GIDL current degradation further. Although this way deals with the case without interface states, it still should be helpful to study this current degradation in the gate-to-drain overlap region of LDD nMOSFET.
References


