# A wideband LNA employing gate-inductive-peaking and noise-canceling techniques in 0.18 $\mu$ m CMOS<sup>\*</sup>

Bao Kuan(包宽), Fan Xiangning(樊祥宁)<sup>†</sup>, Li Wei(李伟), Zhang Li(章丽), and Wang Zhigong(王志功)

Institute of RF- & OE-ICs, Southeast University, Nanjing 210096, China

**Abstract:** This paper presents a wideband low noise amplifier (LNA) for multi-standard radio applications. The low noise characteristic is achieved by the noise-canceling technique while the bandwidth is enhanced by gate-inductive-peaking technique. High-frequency noise performance is consequently improved by the flattened gain over the entire operating frequency band. Fabricated in 0.18  $\mu$ m CMOS process, the LNA achieves 2.5 GHz of -3 dB bandwidth and 16 dB of gain. The gain variation is within  $\pm 0.8$  dB from 300 MHz to 2.2 GHz. The measured noise figure (NF) and average IIP3 are 3.4 dB and -2 dBm, respectively. The proposed LNA occupies 0.39 mm<sup>2</sup> core chip area. Operating at 1.8 V, the LNA drains a current of 11.7 mA.

Key words: low noise amplifier; wideband LNA; gate-inductive-peaking; noise-canceling; wideband input matching

**DOI:** 10.1088/1674-4926/33/1/015003 **EEACC:** 2570

# 1. Introduction

Global navigational satellite systems (GNSSs) have been drawing many countries' attention for its increasing influence on daily life and public security. Different modes like GPS, GLONASS, Galileo and Compass are emerging and progressing rapidly. To provide seamless indoor/outdoor navigation and communication capabilities, the concept of an integrated GNSS/UMTS (universal mobile telecommunications system) receiver, using GPS/Galileo and 3G/UMTS for mass market navigational applications has recently been proposed<sup>[1]</sup>. In the meantime, standards such as WLAN and Bluetooth have also been merged into multi-standard terminals for short-range communication. Based on the evolutionary software defined radio (SDR) concept<sup>[2]</sup>, a reconfigurable receiver is proposed to support multiple radio standards across multiple frequency bands. The receiver, as shown in Fig. 1, is reconfigurable for agile service switching and adaptive power consumption in response to radio dynamics. In this architecture, the receiver's RF front-end is shared among different modes and a wideband low noise amplifier (LNA) is needed to amplify all the received signals before down conversion and baseband processing.

The design of wideband LNAs poses many challenges. Traditional techniques used in narrowband LNAs, such as adding an inductor at the load to create a resonance at a certain frequency, are not suitable for wideband LNAs<sup>[3]</sup>. Secondly, since the LNA is the first stage connecting to off-chip components in a receiver, wideband input impedance matching and low noise characteristic over the entire operating bandwidth have to be achieved. For a wideband LNA, a small chip area is also preferred, especially for system-on-chip applications in order to reduce the manufacturing cost.

The noise-canceling technique is efficient to design wideband  $LNAs^{[4-8]}$  since it can break the tradeoff between input matching and noise figure<sup>[4]</sup>. However, parasitic capacitance can degrade the gain of the amplifier at high frequency, which consequently degrades the high-frequency noise performance. The decline of the gain also complicates the design of the receiver because of the varied signal amplification across the whole spectrum in the downstream receiver path.

In this paper, a wideband LNA using noise-canceling and gate-inductive-peaking techniques is presented. A gate inductor is used to extend the bandwidth of the matching amplifier stage and the voltage-sensing amplifier stage simultaneously. The proposed technique splits the poles of the two stages and pushes the complementary poles to higher frequency. As a result, the bandwidth of the gain is extended and the noise performance at high frequencies is improved.

#### 2. Basic noise-canceling technique

Since it was originally proposed to reduce the noise figure of the feedback amplifiers at low gigahertz frequency ranges<sup>[4]</sup>, the noise-canceling technique has become a popular technique for designing wideband LNAs<sup>[5–8]</sup>. Figure 2 illustrates the generalized model of the noise-canceling architecture. It simply consists of a matching amplifier stage, an auxiliary voltagesensing amplifier stage and a network combining the output of the two amplifiers. Noise from the matching stage cancels while signal contributions add.

Figure 3 shows a simplified realization of the concept in Fig. 2. The channel thermal noise of the matching device M1, which is a dominant noise component in a submicron CMOS device, can be modeled as a noise current source  $I_n$ . A portion of this thermal noise current  $\alpha I_n$  flows out of M1 through  $R_f$  and  $R_S$ , where  $0 < \alpha < 1$ , and causes two correlated noise voltages at nodes X and Y, which are in phase and can be expressed

<sup>\*</sup> Project supported by the National Science and Technology Major Project of China (No. 2009ZX03002-004).

<sup>†</sup> Corresponding author. Email: xnfan@seu.edu.cn

Received 29 June 2011, revised manuscript received 21 August 2011



Fig. 1. Block diagram of the multi-standard receiver.



Fig. 2. Block diagram of an LNA exploiting noise cancellation.



Fig. 3. Wide-band LNA exploiting noise-canceling technique.

as

$$V_{\rm X,n} = \alpha I_{\rm n} R_{\rm S},\tag{1}$$

$$V_{\rm Y,n} = \alpha I_{\rm n} (R_{\rm S} + R_{\rm f}). \tag{2}$$

Meanwhile, because of the negative gain of the common source amplifier, the signal voltages at nodes X and Y are in opposite phases. This difference in noise and signal makes it possible to cancel the noise of the matching device M1 while adding the signal contributions constructively. It can be done by adding a negatively scaled replica of the voltage at node X to the voltage at node Y as illustrated in Fig. 3. The output noise voltage after noise canceling operation can be derived as

$$V_{\text{out, n}} = \alpha I_{\text{n}}(R_{\text{S}} + R_{\text{f}}) - A_{\text{V}}(\alpha I_{\text{n}}R_{\text{S}}). \tag{3}$$

Output noise cancelation,  $V_{\text{out, n}} = 0$ , is achieved when the gain  $A_V$  equals

$$A_{\rm V} = 1 + \frac{R_{\rm f}}{R_{\rm S}}.\tag{4}$$

In the meantime, signals along the two paths add up constructively. The overall gain can be written as

$$G_{\rm V} = -2\frac{R_{\rm f}}{R_{\rm S}}.$$
(5)

Since noise-canceling LNAs sense the dominant noise of the amplifier and use a feedforward path to cancel this contribution over a wide frequency range, it is suitable to be used in multi-standard receivers. However, the noise-canceling technique has high frequency limitations, which not only limits the gain bandwidth, but also degrades noise and distortion cancelation. In the following section, the gate-inductive-peaking technique will be analyzed in depth to show how it improves the high frequency performance of the proposed LNA and how the bandwidth is extended.

#### 3. Gate-inductive-peaking technique

In order to enhance the -3 dB bandwidth of an amplifier, the inductor shunt peaking technique, which adds an inductor in series with the load resistor, has been commonly used<sup>[9, 10]</sup>. However, the inductor, which is usually placed at the drain of the MOSFET, is very large and consumes a great deal of area.

In this paper, a gate-inductive-peaking technique with an inductor placed at the gate of the input transistor is presented. Using this topology, a much smaller inductor is needed to achieve a similar bandwidth extension while the gain flatness is improved simultaneously. In this section, the gate peaking inductor's effect on the matching amplifier stage and the voltagesensing amplifier stage will be analyzed respectively. Afterwards, the improvement of noise performance will be summarized.

# 3.1. Gate-inductive-peaking for the matching amplifier stage

In noise-canceling topology, a common source amplifier with a resistive feedback, shown in Fig. 4(a), is used to provide wideband input impedance matching with its input impedance  $Z_{in} = 1/g_{m1}$  and gain  $v_Y/v_X = 1 - g_{m1}R_f$ .



Fig. 4. (a) Common source amplifier with resistive-feedback. (b) Small signal equivalent circuit of (a).



Fig. 5. (a) Cascode amplifier with gate-inductive-peaking technique. (b) Small signal equivalent circuit of (a).

The small signal equivalent circuit of the matching stage amplifier is shown in Fig. 4(b), where  $R_{f1}$  and  $R_{f2}$  are miller equivalent resistors of  $R_f$  and  $C_g$  is the sum of  $C_{gs1}$ , Miller equivalent capacitor of  $C_{gd1}$  and other possible capacitors at the input port. The signal voltage at the gate of M1 is derived as

$$v_{\rm g} = v_{\rm s} \frac{R_{\rm fl} || \frac{1}{sC_{\rm g}}}{R_{\rm S} + R_{\rm fl} || \frac{1}{sC_{\rm g}}} = v_{\rm s} \frac{R_{\rm fl}}{R_{\rm S} R_{\rm fl} C_{\rm g} s + (R_{\rm S} + R_{\rm fl})}.$$
 (6)

Then, the voltage gain  $A_v$  of the amplifier in Fig. 4(a) can be derived as Eq. (7). The transfer function has one pole approximately at  $s = -(R_{\rm S} + R_{\rm fl})/R_{\rm S}R_{\rm fl}C_{\rm g}$ .

$$A_{\rm v} = -\frac{g_{\rm m1}v_{\rm g}(R_{\rm f2}||r_{\rm o1})}{v_{\rm s}} = -\frac{g_{\rm m1}R_{\rm f1}(R_{\rm f2}||r_{\rm o1})}{R_{\rm s}R_{\rm f1}C_{\rm g}s + (R_{\rm s} + R_{\rm f1})}.$$
 (7)

After introducing the peaking inductor at the gate of M1, the schematic and the small signal equivalent circuit of the matching stage are shown in Fig. 5.

We assume:

$$X_{\rm g} = sL_{\rm g} + \frac{1}{sC_{\rm g}}.\tag{8}$$

The signal voltage at the gate of M1 can be derived as:

$$v_{\rm g1} = v_{\rm s} \frac{R_{\rm f1} || X_{\rm g}}{R_{\rm S} + R_{\rm f1} || X_{\rm g}} \frac{\frac{1}{s C_{\rm g}}}{X_{\rm g}}.$$
 (9)

Naturally, the transfer function is derived as



Fig. 6. Pole splitting and pushing in S-plane.

$$A_{\rm v} = -\frac{g_{\rm m1} v_{\rm g1}(R_{\rm f2}||r_{\rm o1})}{v_{\rm s}} = -\frac{g_{\rm m1} R_{\rm f1}(R_{\rm f2}||r_{\rm o1})}{(R_{\rm S} + R_{\rm f1}) L_{\rm g} C_{\rm g}} \frac{1}{s^2 + \frac{\omega_0}{O_0} s + \omega_0^2}, \qquad (10)$$

where

$$\omega_0 = \frac{1}{\sqrt{L_g C_g}},\tag{11}$$

$$Q_0 = \frac{\sqrt{L_{\rm g}C_{\rm g}}(R_{\rm S} + R_{\rm fl})}{R_{\rm S}R_{\rm fl}C_{\rm g}}.$$
 (12)

The real parts of the complementary poles at the transfer function are both  $-\omega_0/2Q_0$  and they can be placed at higher frequency by adjusting the value of  $L_g$ . Therefore, the gain rolls off at higher frequency although the roll-off is twice as



Fig. 7. Gain of the C–S amplifier with different  $Q_0$ .

fast. The mechanism of the pole splitting is illustrated in Fig. 6.

From Eqs. (11) and (12), the value of  $L_g$  defines  $Q_0$ .  $Q_0$  is related to the frequency response of the common source amplifier. High  $Q_0$  will result in gain peaking, as shown in Fig. 7. Good gain flatness can be obtained by setting  $Q_0$  around 0.7.

# 3.2. Inductive-peaking for the voltage-sensing amplifier stage

In Bruccoleri's noise-canceling topology, a cascode amplifier provides an auxiliary path to cancel the noise from the matching amplifier stage. It is expected that the gain of the noise-canceling amplifier is stable and flat over LNA's operating frequency band, and thus the noise of the matching stage can be canceled to the utmost. Cascode amplifier features high gain and good reverse isolation, and mitigates the Miller effect. Nevertheless, gain degradation over 2 GHz is still severe.

The gate-inductive gain peaking technique is used to enhance the high frequency gain of the cascode amplifier and the gain flatness. The inductor  $L_g$  is connected to the gate of M1, as shown in Fig. 8(a), which introduces two complementary poles.

The small signal equivalent circuit of the cascode amplifier is shown in Fig. 8(b). Similar to part A, the transfer function of the cascode amplifier is derived as

$$A_{\rm V} = -\frac{g_{\rm m1}r_{\rm o1}(1+g_{\rm m2}r_{\rm o2})R_{\rm D}}{2(r_{\rm o1}+r_{\rm o2}+g_{\rm m2}r_{\rm o1}r_{\rm o2})}\frac{1}{L_{\rm g}C_{\rm gs1}}\frac{1}{s^2 + \frac{\omega_0'}{Q_0'}s + \omega_0'^2},$$
(13)

(

where

$$\omega_0' = \frac{1}{\sqrt{L_{\rm g}C_{\rm g}}},\tag{14}$$

$$Q'_0 = \frac{1}{R_{\rm S}} \sqrt{\frac{L_{\rm g}}{C_{\rm gs}}}.$$
 (15)

The real parts of the complementary poles at the transfer function are both  $-\omega'_0/2Q'_0$ . Comparing Eq. (11) and Eq. (14), the absolute values of the complementary poles of both stages are the same, which makes it convenient to compromise the value of  $L_g$  between the two stages. In order to achieve a flat and extended gain bandwidth, the required inductor for the



(b)

Fig. 8. (a) Cascode amplifier with gate-inductive-peaking technique. (b) Small signal equivalent circuit of (a).

voltage-sensing stage is a little smaller than that for the matching amplifier stage. The difference is caused by the mitigated Miller capacitances of the cascode structure. So one medium inductor is exploited to achieve slight overshoot for voltagesensing amplifier stage while slight roll-down for the matching amplifier stage. The two stages compensate each other to get a flat gain.

#### 3.3. Noise performance improvement by using the inductive peaking technique

The noise-canceling technique cancels noise which can be modeled by a current source between the drain and source of the matching device, such as 1/f noise, thermal noise of the distributed gate resistance and the bias noise current injected into node Y. However, noise from  $R_f$  and the voltage sensing stage is not canceled<sup>[4]</sup>.

Considering Fig. 3, the noise figure of the LNA can be written as:

$$F = 1 + \underbrace{\frac{\gamma g_{d0}}{g_{m1}} \frac{(R_{f} + R_{s} - A_{V}R_{s})^{2}}{R_{s}A_{VF}^{2}}}_{MD} + \underbrace{\frac{2}{A_{VF}}}_{Rf} + \underbrace{\frac{N_{A}}{g_{m1}} \frac{8 - 6A_{VF} + A_{VF}^{2}}{R_{s}A_{VF}^{2}}}_{A}.$$
 (16)

Each term in Eq. (16) represents the contribution of the



Fig. 9. Simulated noise figure with and w/o  $L_g$ .

corresponding device, where index MD refers to the matching device,  $R_{\rm f}$  to the feedback resistor, A to amplifier A,  $A_{\rm VF}$  to the overall voltage gain,  $N_{\rm A}$  to the output noise power of amplifier A and  $A_{\rm V}$  to the voltage gain of amplifier A.

As shown in Eq. (16), exact noise cancelation occurs only at low frequency when  $A_V = 1 + R_f/R_S$ . As frequency increases, the cancelation degrades because of gain degradation and parasitic capacitances. As mentioned by Bruccoleri<sup>[4]</sup>, the frequency dependent noise factor F(f) can be written as

$$F(f) = F_{\rm c} + (F_{\rm c} - 1 + \frac{\gamma g_{\rm d0}}{g_{\rm m}}) \left(\frac{f}{f_0}\right)^2.$$
(17)

 $F_{\rm c}$  in Eq. (17) is the low frequency noise figure when the noise of matching device is canceled and  $f_0 = 1/(\pi R_{\rm S} C_{\rm IN})$  is the input pole, where  $C_{\rm IN}$  represents the input parasitic capacitances.

Equation (17) shows the importance of maximizing  $f_0$  in order to mitigate the degradation of the noise factor. Gate-inductive-peaking technique employed in this paper can achieve frequency compensation by using an inductor to partly cancel the effect of the parasitic capacitances. Consequently, noise canceling deviation is reduced due to higher  $f_0$ .

However, the noise figure is not only contributed by the matching stage, the feedback resistor  $R_f$  and the voltagesensing amplifier also produce noise that cannot be ignored. As shown in Eq. (16), their noise contribution is tightly relative to the overall gain of the whole LNA. In this paper, the signal is pre-amplified by the series RLC network by introducing the peaking inductor at the gate of the amplifier<sup>[11]</sup>. The resonant frequency of the RLC series network can be set at about 2.2 GHz. The input signal to noise ratio is consequently improved, resulting in better noise performance at high frequency, as shown in Fig. 9. An inductive-peaking technique would cause a quick roll-off gain above the resonant frequency. Hence, the noise figure will grow quickly above the resonant frequency. So the tradeoff between noise figure and noise figure bandwidth is inevitably taken into account.

## 4. Circuit design

The circuit diagram of the gate-inductive-peaking wideband CMOS LNA is shown in Fig. 10. The matching amplifier



Fig. 10. Simplified schematic diagram of gate inductors.

stage consists of transistors M1n and M1p with a large capacitor  $C_1 = 12$  pF grounding the source of M1p. The matching stage is ac coupled to Msf via the high-pass filter formed by  $R_{\rm c}$ and  $C_c$ . The cascode transistor M2b improves the isolation and reduces the input capacitance by decreasing the Miller effect from M2a. The bandwidth and flatness of the matching amplifier stage and voltage-sensing amplifier stage are simultaneously enhanced by the gate inductor  $L_{g}$ . The combining network is realized by the source follower Msf, which also acts as the output buffer to maintain output matching with its transconductance  $g_{m,sf} \approx 20$  mS. The current bleeding technique is used to provide additional bias current for the cascode amplifier. So it can be tuned for high gain without increasing the DC current of the source follower Msf. Since both the matching amplifier stage and voltage-sensing amplifier stage have good gain flatness and extended bandwidth, excellent overall gain flatness and noise cancellation can be achieved.

Considering that the LNA's maximum operating frequency is higher than 2 GHz, large-area devices should be avoided for less parasitic capacitances. Increasing the current of M3 is an effective way to increase the gain of M1n and M1p while their width is relatively small. The tradeoff among power, input matching and gain is a key issue during choosing the width of the MOSFETs. In this work, the widths of M1n and M1p are chosen as 92  $\mu$ m and 125  $\mu$ m, respectively, to compromise the input matching and gain while consuming less than 4 mA current in the matching stage.

 $R_{\rm f}$  determines the voltage gain of the matching amplifier stage and the noise voltage ratio  $V_{\rm Y}/V_{\rm X}$ .  $V_{\rm Y}/V_{\rm X}$  consequently determines the gain of voltage-sensing amplifier. In this work, an  $R_{\rm f}$  of 700  $\Omega$  is exploited, expecting a noise voltage ratio  $V_{\rm Y}/V_{\rm X} = 14$ . To achieve theoretically noise cancellation,  $g_{\rm m}$ of the voltage-sensing amplifier stage needs to be 280 mS, which means that the dc current consumption of M2a will be larger than 20 mA and the gate width of M2a is extremely big. To compromise power consumption, input matching and noise performance, the gate width of M2a is chosen as 210  $\mu$ m, by which the noise of the matching amplifier stage is partly canceled while the expected  $S_{11}$  is below -10 dB at 2.4 GHz.

Because only one inductor is exploited in the circuit to extend the bandwidth of both stages, the inductor value should be



Fig. 11. Gain of the whole LNA versus different gate inductor peaked wideband LNA.



Fig. 12. Chip photograph of the fully-integrated wideband LNA.

carefully selected to guarantee that the gain of whole LNA is flat and stable. In addition, a passive spiral inductor inherently has parasitic resistance which may increase the noise factor of the LNA. The inductor value affects both the bandwidth and the stability of the LNA, as shown in Fig. 11. In this work, considering the tradeoff between bandwidth and stability, an inductor of 5.8 nH is applied in the proposed circuit.

## 5. Measurement results

The wideband LNA with gate-inductive-peaking and noise-canceling techniques is fabricated in TSMC 0.18  $\mu$ m RF CMOS technology. The chip photograph of the fully-integrated wideband LNA is shown in Fig. 12. The core chip size is 600 × 650  $\mu$ m<sup>2</sup>. On-wafer measurement is carried out by mounting the wafer on a Cascade Summit 11000 probe station. The *S*-parameters are measured by using an Agilent E5071B network analyzer. The noise figure is measured by using an Agilent N8975A NF analyzer. The measured dc current is 11.7 mA from a 1.8 V supply voltage.

Figure 13 shows the measured  $S_{11}$  and the post-simulated  $S_{11}$  of the proposed LNA. The measured  $S_{11}$  is below -10 dB



Fig. 13. Measured and post-simulated  $S_{11}$  of the proposed LNA.



Fig. 14. Measured and post-simulated  $S_{21}$  of the proposed LNA.

from 200 MHz to 2.2 GHz and it is -7 dB at 2.4 GHz. The measured maximum power gain is 16.8 dB and the -3 dB bandwidth is 2.5 GHz as shown in Fig. 14. The effect of the gate-inductive-peaking technique is verified by the extended flat gain bandwidth of the LNA. The measurement data corresponds to the post-simulation result quite well. Nevertheless, parasitic capacitance still degrade the power gain at high frequency to some extent.

The output match and reverse isolation characteristics are presented in Fig. 15. The measured  $S_{22}$  is less than -8.5 dB above 500 MHz. The measured  $S_{12}$  is below -28 dB above 700 MHz, which also satisfies the system requirements.

Figure 16 presents both the post-simulated and the measured NF. The measured NF has a minimum value of 3.4 dB. The difference between the two curves is caused by the inaccuracy of the noise modeling, the drops in gain and the parasitic resistors of the inductor. Moreover, it is believed that the non-ideal experimental environment also introduces extra noise which can degrade noise performance. The ripples in the measured NF curve at low frequency could be caused by the interference from the non-ideal experimental environment.

The two-tone measurement is performed to characterize the input 3rd order intercept point (IIP3). The space of the two tones is 1 MHz. As shown in Fig. 17, the measured IIP3 ranges from -2.8 to -1.3 dBm within 0.5–2.5 GHz. And the average IIP3 is about -2 dBm.

The measured performance of the proposed LNA and other

Table 1. Summary and performance comparison.								
Reference	Technology	Frequency	Gain (dB)	NF (dB)	IIP3	VD(V)	PD (mW)	Chip area <sup>a</sup>
		(GHz)			(dBm)			$(mm^2)$
Ref. [4]	$0.25 \ \mu m CMOS$	0.002-1.6	13.7 <sup>b</sup>	2.0-2.4	0	2.5	35	0.075
Ref. [5]	$0.18 \ \mu m CMOS$	0.05-0.86	13.5–16 <sup>c</sup>	< 4.5	-0.4	1.8	10.8	0.04
Ref. [12]	$0.18~\mu{ m m}$ CMOS	0.2-1.46	12.1 <sup>c</sup>	3.0-4.9	0	1.8	18	0.034
Ref. [13]	$0.18~\mu{ m m}$ CMOS	0.47-0.87	$-17$ to $16^{b}$	4.3	-1.5	1.8	22	0.32
Ref. [14]	$0.18 \ \mu m CMOS$	0.05-0.86	$-16$ to $15^{b}$	4.2	2.6	1.8	10	0.29
This work	$0.18~\mu{ m m}$ CMOS	0.2-2.5	16 <sup>c</sup>	3.4	-2	1.8	21	0.39

C 1 C

<sup>a</sup>The pads are not included. <sup>b</sup>Voltage gain. <sup>c</sup>Power gain.



Fig. 15. Measured  $S_{22}$  and  $S_{12}$  of the proposed LNA.



Fig. 16. Measured and post-simulated noise figure of the proposed LNA.

recently published wideband CMOS LNAs are summarized in Table 1. By adding an inductor at the gate of the input transistor, the -3 dB bandwidth of the LNA is extended to 2.5 GHz at the cost of a slightly increased area. Meanwhile, the LNA maintains a moderate power consumption and a low noise figure across the operating frequency band. The width and flatness of gain bandwidth has a great significance for wideband receiver design, especially for SDR receivers.

## 6. Conclusions

This paper presents a wideband LNA for multi-standard applications including GSM, WCDMA, GPS, Galileo, WLAN,



Fig. 17. Measured and post-simulated IIP3 of the proposed LNA.

etc. Gate-inductive-peaking and noise-canceling techniques are analyzed in depth. To verify the analysis, a 0.18  $\mu$ m CMOS wideband LNA is designed and fabricated. The designed LNA's measured –3 dB bandwidth is 2.5 GHz and the gain variation is ±0.8 dB from 300 MHz to 2.2 GHz. It achieves 3.4 dB of noise figure, 16 dB of gain and –2 dBm of average IIP3. Operating at 1.8 V, the LNA drains a current of 11.7 mA. The characteristics of wide bandwidth, low noise, moderate power consumption and moderate area consumption make this implementation a suitable alternative for multi-band, multi-standard radio applications.

# References

- Stuhlberger R, Maurer L, Wicpalek C, et al. System design of a configurable highly digital UMTS/NAVSAT RF-receiver. IEEE Vehicular Technology Conference, 2006: 1787
- [2] Abidi A. The path to the software-defined radio receiver. IEEE J Solid-State Circuits, 2007, 42(5): 954
- [3] Lee T H. The design of CMOS radio frequency integrated circuits. 2nd ed. USA: Cambridge University Press, 2004
- [4] Bruccoleri F, Klumperink E A M, Nauta B. Wide-band CMOS low-noise amplifier exploiting thermal noise canceling. IEEE J Solid-State Circuits, 2004, 39(2): 275
- [5] Yuan Haiquan, Lin Fujiang, Fu Zhongqian, et al. A 0.18  $\mu$ m CMOS inductorless complementary-noise-canceling-LNA for TV tuner applications. Journal of Semiconductors, 2010, 31(12): 125006
- [6] Yu Y H, Yang Y S, Chen Y J E. A compact wideband CMOS LNA with gain flatness enhancement. IEEE J Solid-State Circuits, 2010, 45(3): 502

- [7] Liao C F, Liu S I. A broadband noise canceling CMOS LNA for 3.1–10.6-GHz UWB receivers. IEEE J Solid-State Circuits, 2007, 42(2): 329
- [8] Chen W H, Liu G, Zdravko B, et al. A highly linear broadband CMOS LNA employing noise and distortion cancellation. IEEE J Solid-State Circuits, 2009, 43(5): 1164
- [9] Chehrazi S, Mirzaei A, Bagheri R, et al. A 6.5 GHz wideband CMOS low noise amplifier for multi-band use. IEEE Custom Integr Circuits Conf, 2005: 801
- [10] Chang T, Chen J, Rigge L A, et al. ESD-protected wideband CMOS LNAs using modified resistive feedback techniques with chip-on-board packaging. IEEE Trans Microw Theory Tech, 2008, 56(8): 1817
- [11] Shaeffer D K, Lee T H. A 1.5-V, 1.5-GHz CMOS low noise amplifier. IEEE J Solid-State Circuits, 1997, 32(5): 745
- [12] Wang K P, Yeo K S, Ma K X, et al. An inductorless and capacitorless LNA with noise and distortion cancelation. IEEE International Conference on Computer Research and Development (IC-CRD), 2011: 270
- [13] Xiao J, Mehr I, Silva-Martinez J. A high dynamic range CMOS variable gain amplifier for mobile DTV tuner. IEEE J Solid-State Circuits, 2007, 42(2): 292
- [14] Han K F, Zou L, Liao Y C, et al. A wideband CMOS variable gain low noise amplifier based on single-to-differential stage for TV tuner applications. IEEE Asian Solid-State Circuits Conf, 2008: 457