# Capacitance-voltage analysis of a high-k dielectric on silicon

Davinder Rathee<sup>1,†</sup>, Sandeep K. Arya<sup>1</sup>, and Mukesh Kumar<sup>2</sup>

<sup>1</sup>Department of Electronics and Communication Engineering, Guru Jambeshwer University of Science and Technology, Hisar, India

<sup>2</sup>Department of Electronics Science, Kurukshetra University, Kurukshetra, India

**Abstract:** Device characteristics of  $TiO_2$  gate dielectrics deposited by a sol-gel method and DC sputtering method on a P-type silicon wafer are reported. Metal-oxide-semiconductor capacitors with Al as the top electrode were fabricated to study the electrical properties of  $TiO_2$  films. The films were physically characterized by using X-ray diffraction, a capacitor voltage measurement, scanning electron microscopy, and by spectroscopy ellipsometry. The XRD and DST-TG indicate the presence of an anatase  $TiO_2$  phase in the film. Films deposited at higher temperatures showed better crystallinity. The dielectric constant calculated using the capacitance voltage measurement was found to be 18 and 73 for sputtering and sol-gel samples respectively. The refractive indices of the films were found to be 2.16 for sputtering and 2.42 for sol-gel samples.

Key words: sol-gel method; DC reactive sputtering; C-V analysis; flat band voltage DOI: 10.1088/1674-4926/33/2/022001 EEACC: 2520

# 1. Introduction

Progress in the complexity of CMOS circuits has been achieved in the last decade by scaling the geometric dimensions of the metal-oxide-semiconductor field-effect transistor  $(MOSFET)^{[1-3]}$ . Rapid scaling down of the transistor forced the decrease of the gate dielectric thickness and the channel length, which resulted in a drastic increase in leakage current due to direct tunneling<sup>[3]</sup>. Another problem with the ultra thin SiO<sub>2</sub> dielectric layer is when p<sup>+</sup> polysilicon is used as the gate contact in P-MOSFET, which changes the threshold voltage due to a low barrier against boron diffusion<sup>[4,5]</sup>. The SiO<sub>2</sub> gate dielectric may be replaced with a high-k material to remove that problem. In the search for a high-k material, extensive studies have been carried out on several metal oxides, such as such as Al<sub>2</sub>O<sub>3</sub><sup>[6]</sup>, ZrO<sub>2</sub><sup>[7]</sup>, HfO<sub>2</sub><sup>[8]</sup>, Ta<sub>2</sub>O<sub>5</sub><sup>[9]</sup>,  $TiO_2^{[2, 10-12]}$ ,  $La_2O_2^{[13]}$ ,  $Gd_2O_2^{[14]}$ . In this paper, titanium dioxide (TiO<sub>2</sub>) is chosen as an alternative to a silicon dioxide (SiO<sub>2</sub>) gate dielectric. TiO<sub>2</sub> is a very well known and well researched material due to its chemical stability in hostile environments and its optical and electrical properties<sup>[15]</sup>. It is a wide band gap semiconductor and has potential applications in catalysis<sup>[16, 17]</sup>, sensors<sup>[18]</sup>, the photodecomposition of water<sup>[19, 20]</sup>, photo catalysis and in antireflection coatings<sup><math>[21, 22]</sup>.</sup></sup> TiO<sub>2</sub> thin films have been successfully used in sustainable energy sources because of its high incident photon to electron conversion efficiencies<sup>[2, 23, 24]</sup>. So in this experiment, MOS</sup> capacitors were fabricated using TiO2 as the dielectric material on P-type silicon wafers and characterized for microelectronics applications.

The band gap of this material was calculated as 3.6 eV, its dielectric constant can be varied from 18 to 110 depending upon the growth process<sup>[25]</sup>. Many techniques have been employed to deposit TiO<sub>2</sub> thin films by MOCVD<sup>[26]</sup>, ion assisted deposition<sup>[27]</sup> and sputtering<sup>[28]</sup>. In this work we have opted

for the sol-gel spin coating method and the DC reactive magnetron sputtering method to deposit the thin  $TiO_2$  films. The deposited samples were characterized using X-ray diffraction, scanning electron microscopy (SEM), and capacitance voltage measurements.

# 2. Experimental procedure

Two sets of PMOS capacitors were fabricated on p-type (100) oriented silicon wafers with resistivity in the 1–10  $\Omega$ -cm range. The silicon substrates were chemically cleaned by a standard RCA procedure and subsequent etching in a diluted HF solution to remove insoluble metallic and organic contaminants.

# 2.1. Film preparation

Titanium isopropoxide (TIP) was used as the titian precursor. The solution was prepared by the hydrolysis and condensation of  $Ti(OC_3H_7O_2)_4$  in  $C_2H_5OH$  in the presence of HCl in a molar ratio of 1:8:0.1. In order to control the reaction kinetics, acetic acid was used as the chemical additive to moderate the reaction rate. The water used for hydrolysis in solution was added gradually under magnetic stirring. The molar ratio of the reactants was 1 mol of TIP Ti(i-C<sub>3</sub>H<sub>7</sub>O<sub>2</sub>)<sub>4</sub> of 99.9% purity is mixed with 8 mol of ethanol absolute grade. TIP was hydrolyzed by a slow addition of cold water and 0.1 mol of acetic acid was added to catalyze the hydrolysis. The final mixture was maintained under magnetic agitation at 85 °C for 45 min. To obtain the film, the substrate was placed on a spinner (home-made) and drops of the above mentioned solution were placed on the substrate. The substrate was then allowed to spin for 1 min at a spinning rate of 2000 rpm. The sample was removed from the spinner and baked for 20 min at 95 °C. Successive spin coating cycles (sol-gel deposition plus heat treatment) of the substrate were carried out in the sol-mixture.

<sup>†</sup> Corresponding author. Email: Jerry\_2c@yahoo.com

Received 7 July 2011, revised manuscript received 22 August 2011



Fig. 1. XRD pattern of a TiO<sub>2</sub> film deposited on silicon wafer. (a) Annealed at 550 °C in air (sol-gel method). (b) 100 W target power (DC sputtering method).



Fig. 2. SEM images of TiO<sub>2</sub> samples annealed at 550 °C. (a) Deposited TiO<sub>2</sub> sol-gel. (b) Deposition rate: 2.0 nm/min (sputtering).

After each spin coating cycle, the film was annealed in dynamic air at 550 °C for 30 min. While in the DC reactive magnetron sputtering, Ar (60%) and O<sub>2</sub> (40%) with 99.9 purity were used as sputtering and reactive gas respectively. A rotary and diffusion pump combination was used to get the desired vacuum. After attaining the base pressure, the oxygen partial pressure was set at  $10^{-3}$  mbar. Later on, the argon was let in and the sputtering pressure was maintained. Before each run the target was pre-sputtered in an Ar atmosphere for 5–10 min in order to remove the surface oxide layers of the target. All the samples were deposited at a pressure of  $1 \times 10^{-3}$  mbar.

#### 2.2. Measurement

The thickness of the deposited film was measured by a stylus profilometer. The refractive index of the films was found to be 2.16 and 2.42 by ellipsometry. The grain size as well as crystalline phase of TiO<sub>2</sub> has been determined using an Xray diffractometer. The target consisted of copper metal where ac nickel metal is used as a  $\beta$ -filter. To determine various peaks obtained in the XRD spectrum, Joint Committee powder Diffraction Standards (JCDPS) files were used. The *C*-*V* (capacitance–voltage) curve was obtained using *C*-*V* analyzer (Keithley 590). Capacitance curves were measured from –5 to +5 V. SEM micrographs were obtained using a JEM-1200 Ex (JEOL) model. The accelerating voltage was kept at 5 kV and tube current was 10 mA. The aluminum (Al) metal was deposited by the thermal evaporation system on the back side of the sample for the ohmic contact. A physical mask was used to make dots on the front side of the  $TiO_2$  film. Before the deposition of dots, samples were annealed in vacuum at 300 °C for good ohmic contact.

# 3. Results

### 3.1. Thickness, composition and structure

The thickness of the film was found to be 39 nm and 43 nm by the stylus profilometer for sol-gel and sputtering method respectively. Figure 1(a) shows the XRD pattern of  $TiO_2$  thin films deposited by the sol-gel method on silicon wafers and annealed at 550 °C. XRD exhibits the different crystalline phases of the  $TiO_2$  thin film and the grain size was calculated by Scherer's formula  $D = 0.89\lambda/\beta_{1/2}\cos\theta$ , where  $\lambda$  is the Xray wavelength,  $\beta_{1/2}$  is full width at half maximum (FWHM) of the diffraction lines and  $\theta$  is the diffraction angle. XRD exhibits the different crystalline phases of the TiO<sub>2</sub> thin film and the calculated grain size of  $TiO_2$  (004), (200) and (211) phases are 38, 47, and 65 nm respectively. Better crystallinity was determined at higher deposition rates of the sputtering method shown in Fig. 1(b). The two dimensional SEM images of the TiO<sub>2</sub> film of thickness 39 nm and 43 nm were shown in Fig. 2. The surface morphology of the TiO<sub>2</sub> films was investigated by FESEM (using JEOL-JM-6510). Its porous nature is clearly

Table 1. Calculated parameters with the help of $C - V$ curves.					
Deposition method	Flat band volt-	Threshold volt-	Dielectric	Interface trap charge den-	Oxide charge density
_	age (V)	age (V)	constant (K)	sity $D_{\rm it}$ (cm <sup>-2</sup> ·eV <sup>-1</sup> )	$Q_{\rm it}~({\rm cm}^{-2})$
Sol-gel spin coating	-1.34	-2.28	73	$4.32 \times 10^{13}$	$7.48 \times 10^{12}$
DC reactive sputtering	-0.53	-1.8	18	$7.4 \times 10^{12}$	$1 \times 10^{12}$



Fig. 3. C-V characteristics of MOS capacitors of structure Si/ TiO<sub>2</sub>/Al at room temperature. (a) Sol–gel (39 nm). (b) DC reactive sputtering (43 nm).

visible. The refractive index of the  $TiO_2$  film as measured by spectroscopic ellipsometry was found to be 2.43 for the Sol-Gel sample and 2.31 for the sputtered samples.

#### 3.2. Electrical analysis

MOS capacitors were fabricated for the electrical evaluation of the TiO<sub>2</sub> films. Al top contacts were deposited using a shadow mask by vacuum evaporation with a contact area of  $3.14 \times 10^{-4}$  cm<sup>2</sup> for capacitance–voltage measurement and leakage current–voltage measurement.

### 3.3. Capacitance-voltage analysis

The variation of the capacitance (*C*) with gate voltage ( $V_G$ ) ranging from -5.0 to +5.0 V with frequency of 10 kHz was obtained using a Keithley 590CV analyzer as shown in Figs. 3(a) and 3(b). The oxide capacitance ( $C_{ox}$ ) is the high frequency capacitance when the device is biased for strong accumulation as shown in Fig. 3(a) with the sol–gel method and found to be 55  $\mu$ F, while it was 440 pF for the DC reactive sputtering method as shown in Fig. 3(b).



Fig. 4. Gate leakage current versus electric field for sol-gel (39 nm) and DC sputtering sample (43 nm).

By comparing the C-V characteristics of the capacitor with the ideal simulated C-V curves, the flat band voltage of the capacitors is calculated by  $C_{\text{FB}} = \frac{C_{\text{ox}}\varepsilon_s A/(1 \times 10^{-4}\lambda)}{(1 \times 10^{-12}C_{\text{ox}}) + \varepsilon_s A}/(1 \times 10^{-4}\lambda)$ , where  $\lambda$  is the extrinsic Debye length, as calculated by  $\lambda = \sqrt{\frac{\varepsilon_s kT}{q^2 N_x}}$ . Here kT is the thermal energy at room temperature. The calculated values are shown in Table 1. The dielectric constant (K) 73 was observed for the sol–gel sample by calculation using capacitance ( $C_{\text{ox}}$ ), film thickness (d), the free space charge permittivity ( $C_o$ ) and the area of the capacitor (A) using the relationship  $K = C_d/C_o A$ .

The oxide charge density (shown in Table 1) of the capacitor was calculated by  $Q_i = C_{ox}(W_{MS} - V_{FB})/A$  where  $C_{ox}$ ,  $W_{MS}$ , and  $V_{FB}$  are oxide capacitance, metal semiconductor work function difference, and flat band voltage. The value of the oxide charge density for structure Si/TiO<sub>2</sub>/Al (sol-gel sample) was calculated as  $(Q_{it})$  7.48 × 10<sup>12</sup> and interface trap density  $(D_{it})$  4.32 × 10<sup>13</sup> eV<sup>-1</sup>·cm<sup>-2</sup>. The values of  $Q_{it}$  and  $D_{it}$  were slightly higher than the values reported in Ref. [19]. The gate leakage current density of the fabricated MOS capacitor (Si/TiO<sub>2</sub>/Al) shown in Fig. 4 shows that the leakage current is higher than the value reported in the literature. A MOS capacitor was fabricated and it presented a leakage current density of 10 mA/cm<sup>2</sup>, which is acceptable for high performance logic circuit (maximum of 100 A/cm<sup>2</sup>) and low power circuit (10 mA/cm<sup>2</sup>) devices<sup>[20]</sup>.

# 4. Conclusion

In this work we have successfully fabricated MOS capacitors with a top Al electrode to study structural and electrical properties. The nanocrystalline  $TiO_2$  thin films were deposited by sol–gel spin coating and DC reactive sputtering methods. The dielectric constant achieved was 18 for the DC sputtering sample and 73 for the sol–gel sample by CV characterization of MOS samples. The refractive index of the films was found to be 2.16 for sputtered and 2.42 for sol-gel samples. The refractive index value was in the range reported in the literature, so the deposited film was stoichiometric in nature. It was also confirmed by XRD. The minimum leakage current density achieved is  $1.54 \times 10^{-6}$  A/cm<sup>2</sup> at a gate bias of 1 V for the magnetron sputtering method and  $2.3 \times 10^{-4}$  A/cm<sup>2</sup>. So this range of leakage current may be acceptable for high performance logic circuit and low power circuit fabrication. These results indicate that TiO<sub>2</sub> deposited on silicon with the right recipe may be a strong candidate to substitute the current dielectric in CMOS fabrication.

# References

- Campbell S A, Glimer D C, Wang X C, et al. MOSFET transistor fabricated with high permittivity TiO<sub>2</sub> dielectric. IEEE Trans Electron Device, 1997, 44: 140
- [2] Campbell S A, Kim H S, Gilmer D C, et al. Titanium dioxide based gate insulator. IBM J Res Develop, 1999, 43(3): 383
- [3] Wilk G D, Wallace R M, Anthony J M. High k gate deictic. J Appl Phys Rev, 2001, 89(9): 5243
- [4] Erguchi K, Harada Y, Niwa M. Effects of base layer thickness on reliability of CVD Si<sub>3</sub>N<sub>4</sub> stacks gate dielectric. Microelectron Reliab, 2001, 41: 587
- [5] Green M L. Ultrathin (4 nm) SiO<sub>2</sub> and Si–O–N gate dielectric layers for silicon microelectronics; understanding the processing, structure, and physical and electrical limits. J Appl Phys, 2001, 90(5): 2057
- [6] Gusev E P, Copel M, Catrier E, et al. Ultrathin high-k metal oxides on silicon: processing, characterization and integration issues. Appl Phys Lett, 2000, 76: 176
- [7] Ngai T, Qi W J, Sharma R, et al. Electrical properties of ZrO<sub>2</sub> gate dielectric on SiGe. Appl Phys Lett, 2000, 76: 502
- [8] Lee B H, Kang L, Neih R, et al. Thermal stability and electrical characteristics of ultrathin hafnium oxide gate dielectric reoxidized with rapid thermal annealing. Appl Phys Lett, 2000, 76: 1926
- [9] Houssa M, Tuominen M, Nailli M, et al. Trap-assisted tunneling in high permittivity gate dielectric stacks. Appl Phys Lett, 2000, 87: 8615
- [10] Chong L H, Malik K, de Groot C H, et al. The structural and electrical properties of thermally grown TiO<sub>2</sub> thin films. J Phys: Condense Matter, 2006, 18: 645
- [11] Chakraborty S, Bera M K, Bhattachrya S, et al. Current conduction mechanism in TiO<sub>2</sub> gate dielectrics. Microelectron Eng, 2005, 81: 188
- [12] Kumar M, Kumar M, Kumar D. The deposition of nanocrystalline TiO<sub>2</sub> thin film on silicon using sol-gel technique and its characterization. Microelectron Eng, 2010, 87: 447

- [13] Wong H, Iwai H, Kakushima K, et al. XPS study of the bonding properties of lanthanum oxide/silicon interface with a trace amount of nitrogen incorporation. J Electrochem Soc, 2010, 157(2): G49
- [14] Buchanan D A. Scaling the gate dielectric: materials, integration, and reliability. IBM J Res/Develop, 1999, 43: 245
- [15] Bhuvanesh N S P, GopalKrishan J. Solid-state chemistry of early transition-metal oxides containing d<sup>0</sup> and d<sup>1</sup> cations. J Mater Chem, 1997, 7: 2297
- [16] Garcia-Seranno J, Hernandaz E G. Effect of Ag doping on the crystallization and phase transition of TiO<sub>2</sub> nanoparticles. Current Appl Phys, 2009, 9: 1097
- [17] Forzetti P. Environmental catalysis for stationary applications. Catalysis Today, 2000, 62: 51
- [18] Hawakaya, Iwamoto Y, Kikuta K, et al. Gas sensing properties of metal-organics derived Pt dispersed-TiO<sub>2</sub> thin film fired in NH<sub>3</sub>. Sens Actuators B: Chem, 2000, 62: 55
- [19] Linsebigler A L, Lu G, Yaters J T. Photocatalysis on TiO<sub>n</sub> surfaces: principles, mechanism and selected results. J Chem Rev, 1995, 95: 735
- [20] An J Y G, Chang Y C, Wu T B. Dielectric property of  $(TiO_2)_x$ - $(Ta_2O_5)_{1-x}$  thin films. Appl Phys Lett, 1998, 72: 132
- [21] Kostlin H, Frank G, Hebbinghaus G, et al. Optical filters on linear halogen-lamps prepared by dip-coating. J Non Cryst Solids, 1997, 218: 347
- [22] Corma A. From microporous to mesoporous molecular sieve materials and their use in catalysis. Chem Rev, 1997, 97: 2373
- [23] Hamann T W, Gstrein F, Brunschwig B S, et al. Measurement of the driving force dependence of interfacial charge-transfer rate constants in response to pH changes at n-ZnO/H<sub>2</sub>O interfaces. Chem Phys, 2006, 326: 15
- [24] Oregan B, Grazel M. A low-cost, high-efficiency solar cell based on dye-sensitized colloidal TiO<sub>2</sub> films. Nature, 1991, 353: 737
- [25] Kadoshima M, Hirantani M, Shimamoto Y, et al. Rutile-type TiO<sub>2</sub> thin film for high-k gate insulator. Thin Solid Films, 2003, 424: 224
- [26] Westlinder J. Investigation of novel metal gate and high-k dielectric materials for CMOS technologies. Doctoral Thesis, Uppsala University, 2004
- [27] Babelon P, Dequiedt A S, Mostefa-Sba H, et al. SEM and SPS studies of titanium dioxide thin films grown by MOCVD. Thin Solid Films, 1998, 322(1/2): 63
- [28] Rathee D, Kumar M, Arya S K. CMOS Development optimization, scaling issue and replacement with high-k material for future microelectronics. International Journal of Computer Application, 2010, 8(5): 10
- [29] Zhang X W, Han G R. Microporous textured titanium dioxide films deposited at atmospheric pressure using dielectric barrier discharge assisted chemical vapor deposition. Thin Solid Films, 2008, 516(18): 6140