A feedforward compensation design in critical conduction mode boost power factor correction for low-power low total harmonic distortion*

Li Yani(李娅妮)^{1,†}, Yang Yintang(杨银堂)¹, Zhu Zhangming(朱樟明)¹, and Qiang Wei(强玮)²

¹Institute of Microelectronics, Xidian University, Xi'an 710071, China ²Xi'an Longtium Microelectronics Technology Developing Co., Ltd, Xi'an 710065, China

Abstract: For low-power low total harmonic distortion (THD), based on the CSMC 0.5 μ m BCD process, a novel boost power factor correction (PFC) converter in critical conduction mode is discussed and analyzed. Feedforward compensation design is introduced in order to increase the PWM duty cycle and supply more conversion energy near the input voltage zero-crossing points, thus regulating the inductor current of the PFC converter and compensating the system loop gain change with ac line voltage. Both theoretical and practical results reveal that the proposed PFC converter with feedforward compensation cell has better power factor and THD performance, and is suitable for low-power low THD design applications. The experimental THD of the boost PFC converter is 4.5%, the start-up current is 54 μ A, the stable operating current is 3.85 mA, the power factor is 0.998 and the efficiency is 95.2%.

Key words: CRM; boost PFC; low-power; THD; feedforward compensation **DOI:** 10.1088/1674-4926/33/3/035007 **EEACC:** 2570

1. Introduction

A boost power factor correction (PFC) converter operating in critical conduction mode (CRM) is a very popular topology for the front-end converter of many low-power electronics systems^[1-3]. Compared with discontinuous conduction mode (DCM) or continuous conduction mode (CCM) boost converters, a CRM boost converter has lower power losses for the turnon with zero-voltage switching and operates in varying frequency mode, which eliminates diode reverse recovery losses, with a smaller peak inductor current, lower turn-off switching and conduction losses^[2]. However, as a function of the input line voltage and loads, the varying frequency mode could lead to excessive system losses for the power switch, inductor and core circuits, and eventually bring about a lower power factor (PF) and higher total harmonic distortion (THD). The most effective measure to avoid the drawback of the CRM boost PFC converter above is to limit the switching frequency by fixing the turn-on time. But this could result in input line current distortion, especially near the input voltage zero-crossing called valley switching (VS), which is mainly due to the resonance between the parasitic capacitances of the switch and the freewheeling diode with the boost inductor. Therefore it is necessary to develop new techniques to eliminate the effects of resonance.

This paper presents a novel feedforward compensation design for the CRM boost PFC converter, for the purpose of compensating the system loop gain change with ac line voltage, with a better PF and THD performance. Based on the CSMC 0.5 μ m BCD process, the proposed PFC converter has been verified, and both simulation and testing results have revealed that the CRM boost PFC converter has significantly reduced the harmonic current and restrained the nonlinearity phenomenon and the frequency limits of the system. It is suitable for electronic equipment with strict standby power and harmonic regulations, such as ballasts, notebook adapters, and LCDs.

2. System description

The topology of the CRM boost PFC converter is shown in Fig. 1. The system is made up of two control loops, the internal voltage loop and the external current loop. In the voltage loop, the analog multiplier is the key module that could achieve multiplication of the sampling input line voltage V_i and the feedback control voltage V_c generated by the error amplifier with frequency compensation block, thereby compelling the input current to be sinusoidal and in phase with the input voltage^[4, 5] and completing power factor correction function. To eliminate distortions as far as possible, a self-starting timer is introduced^[6]. Because the switching frequency T_s is much smaller than the frequency of the AC input line voltage T_i , the output voltage V_{out} can be considered as a constant during one switching period^[7]. The state equation of the CRM boost PFC can be expressed as

$$\begin{cases} \frac{dv_{\text{out}}}{dt} = -\frac{v_{\text{out}}}{R_{\text{load}}C_{\text{o}}} + \frac{(1-d)i_{\text{L}}}{C_{\text{o}}},\\ \frac{di_{\text{L}}}{dt} = -\frac{(1-d)v_{\text{out}}}{L} + \frac{v_{\text{in}}}{L}, \end{cases}$$
(1)

where

$$v_{\rm in}(t) = \sqrt{2V_{\rm in,\,rms}}\sin(2\pi f_{\rm l}t). \tag{2}$$

The stable working condition for PFC is depicted as $|i_{n+1}/i_n| < 1$, that is, the system must converge. Assuming

^{*} Project supported by the National High-Tech Program of China (Nos. 2009AA01Z258, 2009AA01Z260) and the National Science & Technology Important Project of China (No. 2009ZX01034-002-001-005).

[†] Corresponding author. Email: yanili@mail.xidian.edu.cn Received 27 July 2011, revised manuscript received 23 November 2011



Fig. 1. CRM boost PFC topology.

that i_n and i_{n+1} are the input currents, respectively, at $t = nT_s$ and $(n + 1)T_s$, then

$$\begin{cases} \frac{i_{\rm csref} - i_{n+1}}{(1-d)T_{\rm s}} = \frac{v_{\rm out} - v_{\rm in}}{L},\\ \frac{i_{\rm csref} - i_{n}}{dT_{\rm s}} = \frac{v_{\rm in}}{L}. \end{cases}$$
(3)

Equation (3) can be given as

$$i_{n+1} = \left(1 - \frac{v_{\text{out}}}{v_{\text{in}}}\right)i_n + \frac{i_{\text{csref}}v_{\text{out}}}{v_{\text{in}}} - \frac{(v_{\text{out}} - v_{\text{in}})T_{\text{s}}}{L}.$$
 (4)

Simplifying and eliminating the current items, the stability criterion of the system is

$$i_{\rm csref} \leqslant \frac{v_{\rm in}}{R_{\rm load}} \left[\frac{R_{\rm load} T_{\rm s} d}{2L} + \frac{1}{(1-d)^2} \right],$$
 (5)

where

$$l(t) = k_1 V_i (V_{ref} - v_{out}) - k_2 i_L,$$
 (6)

where k_1 and k_2 are the gains of the voltage loop and current loop, respectively. The smaller the gain, the more stable the system. But the loop gain cannot be infinite to avoid a poor dynamic response. In practical application, an appropriate loop gain could enhance the system stability and reduce the noise both from the ac input and the converter itself. As shown in Eqs. (5) and (6), at VS the AC line voltage V_{in} and the sampling voltage V_i reach the min, and the duty cycle d decreases, as does the reference current i_{csref} , which increases the switching frequency and finally the system power. At the same time, this will bring about a delay in turn-on switching because of the parasitic capacitances resonating with the inductor. During this delay time, the stored charge of the C_{mos} (the MOSFET output capacitance) is discharged and transferred into a small filter capacitor $C_{\rm IN}$ with a negative current across the inductor $i_{\rm L}$. The switching waveforms are shown in Fig. 2.

As Figure 2 shows, the negative inductor current i_{neg} extends the turn-off switching time t_{off} . The switch could not turn



Fig. 2. Switching waveforms.

on until the current through the inductor returns to zero. During the time t_{neg} , the drain–source voltage of MOSFET V_{DS} reduces at a limited slope, which causes additional power losses. t_{neg} is proportional to $(V_{out} - V_{in})$, so at VS the parasitic capacitances cause a longer switch period with a smaller d, correspondingly, thereby resulting in the current distortions. Essentially, the distortions are caused by the instability of the system conversion energy. This instability is amplified by the highfrequency input filter capacitor, and makes the bridge rectifier diodes reverse-biased, and thus the input current deviates from the envelope of the input voltage and leads to current distortion. Therefore, as long as more conversion energy can be supplied at VS, the distortion is reduced accordingly.

3. The feedforward compensation design

As mentioned above, for better PF and THD, eliminating distortions and switching-frequency limitation is needed to provide more conversion energy for the system at VS. A specific method is increasing the conversion rate near VS to



Fig. 3. A $1/V_1^2$ feedforward compensation block.

discharge the input capacitor fully. A feedforward control compensation cell is introduced to supply the additional conversion energy at VS by increasing the duty cycle d. This is realized by embedding the $1/V_1^2$ generating circuit (where V_1 is proportional to the input line voltage) into the voltage control loop to make the multiplier output signal V_{csref} inversely proportional to the conversion energy, thus suppressing distortions. The $1/V_1^2$ feedforward control cell could regulate the current reference of the system and compensate the system loop gain change with AC line voltage. The circuit topology is depicted in Fig. 3.

Supposing all the transistors matched, the current through transistors Q5 and Q6 is equal, there is

$$I_{c5} = I_{c6} = I_{c3} + I_1 = I_{c4} - I_1 = I_s \exp \frac{V_{DD} - V_l}{V_T} = \frac{I_0}{2},$$
(7)

where $I_{c3} + I_{c4} = I_{c5} + I_{c6}$, then

$$I_{\rm s} \exp \frac{V_{\rm x} - V_{\rm i1}}{V_{\rm T}} + I_{\rm s} \exp \frac{V_{\rm y} - V_{\rm i2}}{V_{\rm T}} = 2I_{\rm s} \exp \frac{V_{\rm DD} - V_{\rm l}}{V_{\rm T}}.$$
 (8)

For $V_i = V_{i1} - V_{i2}$, $R_1 I_1 = V_x - V_y$, and from Eq. (7) it can be gotten,

$$I_{c4} - I_{c3} = 2\frac{V_x - V_y}{R_1} = I_s \left(\exp \frac{V_y - V_{i2}}{V_T} - \exp \frac{V_x - V_{i1}}{V_T} \right).$$
(9)

Combining with Eqs. (8) and (9) gives

$$\frac{\exp\frac{V_y - V_{i2}}{V_{\rm T}} - \exp\frac{V_x - V_{i1}}{V_{\rm T}}}{\exp\frac{V_y - V_{i2}}{V_{\rm T}} + \exp\frac{V_x - V_{i1}}{V_{\rm T}}} = \frac{2\frac{V_x - V_y}{R_1 I_{\rm s}}}{\exp\left(\frac{V_{\rm DD} - V_{\rm I}}{V_{\rm T}}\right)^2}$$
$$\approx \frac{(V_{i1} - V_{i2}) - (V_x - V_y)}{2V_{\rm T}}.$$
(10)

Simplify the formulas above, then

$$V_x - V_y = \frac{V_{i1} - V_{i2}}{1 + \frac{4V_T}{I_s R_1} \exp\left[-\left(\frac{V_{DD} - V_1}{V_T}\right)^2\right]}.$$
 (11)

As shown in Fig. 3, $I_{c3} = I_{c1}$ and $I_{c4} = I_{c2}$, so

$$\frac{\exp\frac{V_{o1} - V_z}{V_{\rm T}}}{\exp\frac{V_{o2} - V_z}{V_{\rm T}}} = \frac{\exp\frac{V_x - V_{i1}}{V_{\rm T}}}{\exp\frac{V_y - V_{i2}}{V_{\rm T}}}.$$
(12)

That is

$$\exp\frac{V_{\rm o1} - V_{\rm o2}}{V_{\rm T}} = \exp\frac{V_x - V_y - V_{\rm i1} + V_{\rm i2}}{V_{\rm T}}.$$
 (13)

So

$$V_{o1} - V_{o2} = (V_x - V_y) - (V_{i1} - V_{i2}).$$
 (14)

Substitute Eq. (11) into Eq. (14),

$$V_{\rm o1} - V_{\rm o2} \approx -\frac{4V_{\rm T}(V_{\rm i1} - V_{\rm i2})}{I_{\rm s}R_1 \left(\frac{V_{\rm DD} - V_{\rm l}}{V_{\rm T}}\right)^2 + I_{\rm s}R_1 + 4V_{\rm T}}.$$
 (15)

Obviously, the output signal $V_{o1} - V_{o2}$ is a function of $1/V_1^2$ and V_i , which is used as one of the input signals of the multiplier. Thus, the feedforward voltage V_1 has been injected into the current reference to compensate the system loop gain and reduce the current distortion.

The analog multiplier topology with the $1/V_1^2$ feedforward compensation cell is shown in Fig. 4. It is a typical fourquadrant Gilbert cell which uses the cascading differential pair to expand the input voltage range at the cost of the voltage redundancy^[8]. The Q15 is used as a β -help transistor to improve the accuracy of the current mirror Q13–Q14. The output current I_{out} flows through the Wilson current mirror and produces I_{csref} , which is used as the current reference of the PFC converter. The Wilson current mirror utilizes the negative feedback principle to further improve the temperature stability of the mirror output signal, and increases the dynamic output resistance and load capacity.

It can be seen that Gilbert completes the multiplication of two analog voltage signals V_c and $V_{o1} - V_{o2}$. Both could change from positive to negative continuously. The output current reference is

$$I_{csref} = \frac{1 - \exp{\frac{V_c}{V_T}}}{1 + \exp{\frac{V_c}{V_T}}} I_{c11} + \frac{\exp{\frac{V_c}{V_T}} - 1}{\exp{\frac{V_c}{V_T}} + 1} I_{c12}$$
$$\approx -\frac{V_c I_{c11}}{2V_T} + \frac{V_c I_{c12}}{2V_T}, \qquad (16)$$

where $I_{c11} = \frac{I_0}{1 + \exp(V_0/V_T)}$, $I_{c12} = \frac{I_0 \exp(V_0/V_T)}{1 + \exp(V_0/V_T)}$, $V_0 = V_{o1} - V_{o2}$, simplify Eq. (16),

$$I_{\rm csref} \approx \frac{V_{\rm c} I_0}{2V_{\rm T}} \frac{\exp(V_{\rm o}/V_{\rm T}) - 1}{\exp(V_{\rm o}/V_{\rm T}) + 1} = \frac{V_{\rm c} V_{\rm o} I_0}{4V_{\rm T}^2}.$$
 (17)



Fig. 4. Analog multiplier with a $1/V_l^2$ feedforward compensation cell.



Fig. 5. DC characteristics of the analog multiplier. (a) $V_1 = 3$ V. (b) $V_1 = 1$ V.

Substitute Eq. (15) into Eq. (17), and the reference voltage for the inductor current is

$$V_{\rm csref} = -\frac{R_4 I_0 V_{\rm T} V_{\rm c} V_{\rm i}}{I_{\rm s} R_1 (V_{\rm DD} - V_{\rm l})^2 + I_{\rm s} R_1 V_{\rm T}^2 + 4 V_{\rm T}^3}.$$
 (18)

As shown in Eq. (18), the Gilbert cell with the $1/V_1^2$ feedforward compensation cell realizes the multiplication among the feedback control voltage V_c generated by the error amplifier, the sampling line voltage V_i , and $1/V_1^2$. V_1 is sampled from the ac input line voltage, and has a different amplitude with V_i . It compensates the conversion energy needed at VS.

4. Results and discussion

Based on the CSMC 0.5 μ m BCD process, a CRM boost PFC converter with a $1/V_1^2$ feedforward compensation cell is simulated and verified. Figure 5 shows the DC characteristic curves of the analog multiplier at bias current $I_0 =$ 0.66 μ A with the difference feedforward voltage V_1 . As shown in Fig. 5(a), when $V_1 = 3$ V the sampling input line voltage V_i changes in the range of 0–3 V, and the feedback control voltage V_c varies from 2.5 to 5.5 V. Accordingly, the multiplier output signal V_{csref} has a good linearity in the range 0.05–0.7 V. Figure 5(b) shows the dc characteristic at $V_1 = 1$ V. When V_i changes in the range 0–1 V, V_{csref} has a swing range of 0.06–1 V. Visibly, with the decrease in V_1 , the output swing of the analog



Fig. 6. Temporal characteristic of the analog multiplier: (a) full waveforms and (b) at VS.

multiplier is enhanced. As it is known that V_{csref} is used to compare with the sampling input current to determine the switch duty cycle d, so V_{csref} with a wider swing will extend d. While a larger d could compensate the attenuation of d caused by the parasitic capacitances resonating with the inductor, as described in Section 2. Therefore, more conversion energy is provided at VS, that is, the feedforward compensation cell introduces $1/V_1^2$ to compensate the system loop gain and conversion energy, thereby suppressing the harmonic distortion and improving the system performance. The simulated max slope of V_{csref} following V_i is 2.26. It is worth noting that the lower V_c is, the better the linearity is. This is because with the increase in $V_{\rm c}$, transistors Q7–Q10 gradually enter the linear work region, and the output current of the analog multiplier reaches the maximum value, so the output reference voltage swing is limited.

The temporal simulated results further validate the compensation function of V_1 , as shown in Fig. 6. It can be seen that from Fig. 6(a), the amplitude of the output reference voltage V_{csref} is 250 mV at the feedforward voltage $V_1 = 3$ V, and the amplitude of V_{csref} rises to 600 mV at $V_1 = 1$ V. As shown in Fig. 6(b), at VS the minimum value of V_{csref} is 25 mV, and compared with the value at $V_1 = 3$ V, V_{csref} drops about 15 mV. So a lower V_1 enlarges the output swing of V_{csref} significantly.

The output current I_{csref} of the analog multiplier is given in Fig. 7. Obviously, before compensation the output swing of



Fig. 7. Output current of the analog multiplier.



Fig. 8. The simulation waveforms of the CRM boost PFC converter.

 $I_{\rm csref}$ was only 0–120 μ A, and furthermore $I_{\rm csref}$ has distortion at the valleys. After compensation, $I_{\rm csref}$ could obtain an output swing of 0–300 μ A, eliminate the distortion phenomenon and supply more conversion energy near the input voltage zerocrossing points.

Figure 8 shows the waveforms of the input current I_{ac} waves following the input voltage V_{ac} at 50 Hz 220 V_{AC} , as well as other control signals in the PFC converter. The output voltage of PFC V_{out} is 392.8 V. The input signals of the analog multiplier, V_1 , V_c and V_i , compel the sampling current I_{cs} to present a sinusoidal wave in the same frequency and phase with the rectified input voltage. At the junction of each half ac line cycle, the input current kept a continuous value greater than zero and the current distortions were limited efficiently. This is attributed to the fact that the $1/V_1^2$ feedforward compensation cell adjusts the reference voltage in time and provides more conversion energy at VS, thereby increasing PF and decreasing THD.

At 50 Hz 220 V_{AC} the output power is 36 W. The measured waveforms of the CRM boost PFC converter are shown in Fig. 9. Considering the maximum input current, relevant thermal parameters, fast recovery problem, and so on, STP8NM50 (5 A/500 V) is chosen as the power switch, C_{IN} as 0.22 μ F/400 V and C_0 as 56 μ F/400 V. Before compensation, the rectified line current can automatically follow the sinusoidal line voltage, but all the sampling voltages V_{cs} and inductor currents I_L have obvious distortions at the input voltage zerocrossing points. After feedforward compensation, the system



Fig. 9. The measured waveforms of the CRM boost PFC converter: (a) before and (b) after compensation.

Table 1. Comparison of the unreferr boost 11C converters.

Parameter	Efficiency	PF	THD (%)	$P_{0}(W)$
Ref. [2]		0.9949	10.1	130
Ref. [3]	0.945	0.995	3.8	50
Ref. [5]	—	0.98	5.22	—
Ref. [6]	0.973	0.988	3.8	—
Ref. [9]	0.947	0.996	5	50
Ref. [10]		0.9797	14.9	_
This work	0.952	0.998	4.5	36

could eliminate distortions and switching-frequency limitations with a lower input current THD. At full load and $V_{cc} =$ 12 V, $V_{fb} = 2$ V and $V_i = 2$ V, the measured THD of the boost PFC converter is 4.5% from the digital power meter WT230, the power factor is 0.998, the start-up current is 54 μ A, the stable operating current is 3.85 mA from the multimeter VICTOR VC9806, and the efficiency is 95.2% from the ac power source EXTECH6805 and the active load ITECH IT8511. A conclusion can be achieved that the PFC converter presented in this paper meets the requirements of low-power low THD design.

Table 1 shows the parameter characteristics of several boost PFC converters. The difference working mode, the output power P_0 , the process, and the variable loads will all affect the performance of the converters. Comparatively, the CRM boost PFC converter in this work has a better compromise among THD, PF, efficiency and P_0 , and all these parameter in-



Fig. 10. Layout of the CRM boost PFC converter.

dicators meet the demands for low-power, low THD and high PF.

Based on the CSMC 0.5 μ m BCD process, the layout of the CRM boost PFC converter is realized. To prevent crosstalk noise in the voltage feedback loop and current sampling loop, protection ring and dummy devices have been added around the critical paths as isolation. To reduce static imbalance and dynamic offset voltage, cross-empty lead technology has been used in the differential cells, such as the error amplifier. The output stage layout applies symmetry design to reduce the dynamic error. The active die area is $1.62 \times 1.70 \text{ mm}^2$, as shown in Fig. 10.

5. Conclusions

A novel $1/V_1^2$ feedforward compensation cell for reducing the power and THD of the CRM boost PFC converter was presented. The feedforward control voltage V_1 could enlarge the PWM duty cycle and compensate the conversion energy needed by the system at VS, thereby eliminating the current distortion effectively. Based on the CSMC 0.5 μ m BCD process, the CRM boost PFC converter was analyzed and verified. Both simulation and testing results revealed that the system significantly reduced the harmonic current and restrained the nonlinearity phenomenon and the frequency limits of the system. The proposed PFC converter with feedforward compensation cell is suitable for low-power low THD design applications.

References

- Laszlo H, Brain T I, Milan M J. Review and stability analysis of PLL-based interleaving control of DCM/CCM boundary boost PFC converters. IEEE Trans Power Electron, 2009, 24(8): 992
- [2] Laszlo H, Brain T I, Milan M J. Effect of valley switching and switching-frequency limitation on line-current distortions of DCM/CCM boundary boost PFC converters. IEEE Trans Power Electron, 2009, 24(2): 339
- [3] Chen F Z, Maksimovic D. Digital control for improved efficiency and reduced harmonic distortion over wide load range in boost

- [4] Qi Tao, Sun Jian. Single-phase PFC control using PWMbased multipliers. IEEE 6th International Power Electronics and Motion Control Conference, Wuhan, China, 2009: 660
- [5] Wang Yuanyuan, Zhang Ya, Mo Qiong, et al. An improved control strategy based on multiplier for CRM flyback PFC to reduce line current peak distortion. IEEE Energy Conversion Congress and Exposition in Atlanta, GA, USA, 2010: 901
- [6] Li Yani, Yang Yintang, Zhu Zhangming. Low-power variable frequency PFC converters. Journal of Semiconductors, 2010, 3(1): 400
- [7] Li Yani, Yang Yintang, Zhu Zhangming. Simulink's double-loop

control one cycle control PFC converters high-level model. Journal of Xidian University, 2010, 37(4): 608

- [8] Prokopenko N N, Budyakov P S, Serebryakov A I. Analog controlled amplifiers and voltage multipliers based on modified Gilbert cell. IEEE 5th European Conference on Circuits and Systems for Communications in Piscataway, NJ, USA, 2010: 140
- [9] Aluisio A M B, Edision R C S. Hybrid one-cycle controller for boost PFC rectifier. IEEE Trans Industry Applications, 2009, 45(1): 268
- [10] Marcel P, Jose R, Antonio C. Predictive current control in a single phase PFC boost rectifier. IEEE Trans Power Electron, 2003, 18(1): 411