Novel SOI double-gate MOSFET with a P-type buried layer*

Yao Guoliang(姚国亮)¹, Luo Xiaorong(罗小蓉)^{1,2,†}, Wang Qi(王琦)¹, Jiang Yongheng(蒋永恒)¹, Wang Pei(王沛)¹, Zhou Kun(周坤)¹, Wu Lijuan(吴丽娟)¹, Zhang Bo(张波)¹, and Li Zhaoji(李肇基)¹

¹State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China

²Science and Technology on Analog Integrated Circuit Laboratory, Chongqing 400060, China

Abstract: An ultra-low specific on-resistance ($R_{on, sp}$) integrated silicon-on-insulator (SOI) double-gate triple RESURF (reduced surface field) n-type MOSFET (DG T-RESURF) is proposed. The MOSFET features two structures: an integrated double gates structure (DG) that combines a planar gate with an extended trench gate, and a p-type buried layer (BP) in the n-type drift region. First, the DG forms dual conduction channels and shortens the forward current path, so reducing $R_{on, sp}$. The DG works as a vertical field plate to improve the breakdown voltage (BV) characteristics. Second, the BP forms a triple RESURF structure (T-RESURF), which not only increases the drift doping concentration but also modulates the electric field. This results in a reduced $R_{on, sp}$ and an improved BV. Third, the extended trench gate and the BP linked with the p-body region reduce the sensitivity of the BV to position of the BP. The BV of 325 V and $R_{on, sp}$ of 8.6 m $\Omega \cdot cm^2$ are obtained for the DG T-RESURF by simulation. $R_{on, sp}$ of DG T-RESURF is decreased by 63.4% in comparison with a planar-gate single RESURF MOSFET (PG S-RESURF), and the BV is increased by 9.8%.

Key words:SOI; double gates; specific on-resistance; RESURF; breakdown voltageDOI:10.1088/1674-4926/33/5/054006EEACC:2560B; 2560P

1. Introduction

SOI technology has been widely concerned owing to its high-speed, low power loss and superior isolation^[1-3]. In a conventional single RESURF^[4, 5] MOSFET, the current path is restricted to the device surface, which hampers it from further reducing $R_{\text{on, sp}}$ and results in a Si-limit as $R_{\text{on}} \propto \text{BV}^{2.5}$. Trench gate MOSFETs have successfully demonstrated a further reduction in $R_{\text{on, sp}}$ by increasing the channel density and spreading the current into the bulk of the device^[6-8].

A planar gate bulk Si MOSFET with a buried layer in the drift region is proposed^[9], which can decrease $R_{on, sp}$ ^[10, 11]. However, if the idea is used in an SOI MOSFET directly, i.e. a planar-gate triple RESURF SOI MOSFET (PG T-RESURF), the main problem we encounter is the sensitivity of the BV to the position of the BP. To address the issue, DG T-RESURF based on SOI technology is proposed in this work. The blocking characteristics, on-state characteristics and thermal characteristics are researched by simulation. Moreover, compared with the properties of PG S-RESURF, $R_{on, sp}$ reduces by 14.9 m $\Omega \cdot cm^2$, the BV increases by 29 V, and the maximal junction temperature (T_{jmax}) decreases by 17.5 K.

2. Structure and mechanism

Figure 1 shows the schematic cross sections of DG T-RESURF, PG T-RESURF, and PG S-RESURF, respectively. A p-type buried layer is placed in the drift region in Figs. 1(a) and 1(b). $T_{\rm bp}$ and $L_{\rm bp}$ represent the thickness and length of the BP, respectively. D_1 is the distance from the surface to the top interface of the BP. D_2 is the distance from the left end of the BP to the left border of the device for PG T-RESURF. Lateral field plate technology is used in all structures. These structures have the identical thicknesses of top silicon ($T_{\rm si} = 6 \ \mu m$) and buried oxide layer ($T_{\rm ox} = 2 \ \mu m$), and length of drift region ($L_{\rm d} = 18.6 \ \mu m$) as well. Other parameters take their own optimum values.

Although the BP structure takes up the conduction area of the drift region in the on-state, the optimal drift region concentrations of DG T-RESURF and PG T-RESURF are about triple that of PG S-RESURF in theory^[9, 10]. The p-body, n-type drift region and p-type buried layer form two adjacent PN junctions in PG T-RESURF, as shown in Fig. 1(b). In the blocking state, two adjacent PN junctions and the planar gate field plate result in premature breakdown at point A near the p-body region if the theoretical drift region concentration is kept. The BV of PG T-RESURF is very sensitive to the position of the BP. Therefore, an optimized drift region concentration should decrease in order to keep a high BV, which limits the decrease in the $R_{on, sp}$.

In DG T-RESURF, the combination of double gates and a BP structure can solve the problems mentioned above. The extended trench gate is like a vertical field plate, which releases the high electric field at the edge of the p-body region. The

^{*} Project supported by the National Natural Science Foundation of China (Nos. 60806025, 60976060) and the State Key Laboratory of Electronic Thin Films and Integrated Devices, China (No. CXJJ201004).

[†] Corresponding author. Email: xrluo@uestc.edu.cn Received 3 November 2011, revised manuscript received 22 December 2011



Fig. 1. Schematic cross section of (a) DG T-RESURF (proposed), (b) PG T-RESURF, and (c) PG S-RESURF.



Fig. 2. $I_{\text{drain}}-V_{\text{drain}}$ curve at $V_{\text{GS}} = 15$ V for PG S-RESURF, PG T-RESURF and DG T-RESURF.

BP and p-body region are linked together to further reduce the sensitivity of the BV on the location of the BP. In the on-state, part of the current from the surface channel of the planar gate flows through the n-drift region above the BP, and the rest of the current from the vertical channel of the trench gate flows through the n-drift region below the BP, which extends the conduction region and shortens the current path. Therefore, the $R_{on, sp}$ is further reduced. Moreover, the new structure can be easily isolated because the trench gate can be used as an isolation trench between the high-voltage device and low-voltage circuitry, which reduces the complexity and cost of the isolation process.

3. Results and discussion

The on-state output characteristic at a low drain voltage is shown in Fig. 2. It can be seen that the $R_{on, sp}$ of DG T-RESURF is the smallest. Compared with PG S-RESURF and PG T-RESURF, the $R_{on, sp}$ of 8.6 m Ω ·cm² for DG T-RESURF is reduced by 63.4% and 55.3%, respectively. The reduction of $R_{on, sp}$ in DG T-RESURF is due to the increased doping concentration of the drift region, dual conduction channels, and shortened forward current path. Two-dimensional current line distributions for three structures are given in Fig. 3, which also demonstrates the same as the results in Fig. 2.

Figure 4(a) gives the optimal surface electric field, which reflects the lateral BV characteristics. The lateral electric field distribution in DG T-RESURF is more uniform than those of the other devices, and the middle electric field peaks are raised while the electric field peaks at the source/drain sides are reduced. Figure 4(b) shows the optimal vertical electric field distributions in the *y*-direction under the drain regions, which reflects the vertical BV characteristics. In DG T-RESURF, the electric field peak Q_2 on the interface of Si/buried oxide layer increases, and the electric field peak Q_1 near the drain region decreases. This causes the breakdown point to shift from the surface in PG S-RESURF to point B in DG T-RESURF, as shown in Fig. 1(a). The BV value is determined by a smaller value between the lateral BV and the vertical BV, so the proposed DG T-RESURF can obtain the largest BV. The BP in the drift region works as a T-RESURF structure and the trench gate is like a vertical field plate. The two structures modulate and reshape the electric field distribution so improving the BV characteristics. The reverse I-V characteristics curve for the three structures are given in Fig. 5, in which the BV value of DG T-RESURF increases by 9.8% as compared with that of PG S-RESURF.

For the three types of SOI devices shown in Fig. 1, maximal junction temperatures (T_{jmax}) occur in the surfaces by simulation. Temperature distributions in the surface are given in Fig. 6. It can be seen that the surface temperature of DG T-RESURF is the smallest. Compared with PG S-RESURF and PG T-RESURF, T_{jmax} of 308 K for DG T-RESURF is reduced by 17.5 K and 21.7 K, respectively. The value of T_{jmax} is mainly influenced by the power loss, the thermal resistance, and the distribution of the on-state current. The reduction of T_{jmax} in DG T-RESURF is mainly due to the decreased on-state power loss, and the increased uniformity of the on-state current distribution.

The influence of D_1 and D_2 on the BV and $R_{on, sp}$ for DG T-RESURF and PG T-RESURF are shown in Fig. 7, where L_{bp} remains 22 μ m and T_{bp} remains 1 μ m. For DG T-RESURF, the values of the BV and $R_{on, sp}$ keep almost constant. For PG T-RESURF, $R_{on, sp}$ drops as D_1 increases because more current lines flow via the planar gate with a shorter current path, while the BV almost remains constant; As D_2 increases, the BV falls significantly, wherein premature breakdown happens at point A near the p-body region, while $R_{on, sp}$ decreases because more



Fig. 3. Two-dimensional current line contours for (a) PG S-RESURF, (b) PG T-RESURF and (c) DG T-RESURF ($1 \times 10^{-6} \text{ A} \cdot \mu \text{m}^{-1}$ /contour and $V_{\text{GS}} = 15 \text{ V}$, $V_{\text{drain}} = 0.5 \text{ V}$).



Fig. 4. Field distributions in the (a) surface and (b) y-direction under the drain ($T_{si} = 6 \mu m$, $T_{ox} = 2 \mu m$, $L_d = 18.6 \mu m$).



Fig. 5. Reverse I-V characteristics curve at $V_{GS} = 0$ V for PG S-RESURF, PG T-RESURF and DG T-RESURF.

current lines can flow through the n-drift region below the BP and then via the planar gate channel. So, the problem that the BV is sensitive to the position of the BP (the problem encountered in PG T-RESURF) can be solved in DG T-RESURF.

Figure 8 shows influences of L_{bp} and T_{bp} on the BV and $R_{on, sp}$ for DG T-RESURF. The BV rises as L_{bp} increases and T_{bp} decreases, due to the enhanced modulation effect of the BP; $R_{on, sp}$ also rises with the increasing L_{bp} and T_{bp} values because the current path is narrowed.



Fig. 6. Temperature distributions in the surface for PG S-RESURF, PG T-RESURF and DG T-RESURF ($V_{GS} = 15$ V and $I_d = 5 \times 10^{-5}$ A/ μ m).

The values of the half-cell pitch, L_d , BV, $R_{on, sp}$, T_{jmax} , and FOM (figure of merit, FOM = BV²/ $R_{on, sp}$) for DG T-RESURF, PG T-RESURF, PG S-RESURF are given in Table 1. Compared with the properties of other structures, $R_{on, sp}$ of DG T-RESURF is the smallest, the BV is the largest and the FOM is the highest, due to the influence of the DG and BP structures. T_{jmax} decreases by 17.5 K and 21.7 K by comparison with PG S-RESURF and PG T-RESURF, which is because DG

Table 1. BV, T_{jmax} and $R_{\text{on, sp}}$ for the three structures (Note: $R_{\text{on, sp}}$ at $V_{\text{GS}} = 15$ V).						
Device type	Half-cell pitch	$L_{\rm d}$ (μ m)	BV (V)	Ron, sp	FOM (MW/cm ²)	T_{jmax} (K)
	(µm)			$(m\Omega \cdot cm^2)$		$(I_{\rm d} = 5 \times 10^{-5} {\rm A}/\mu{\rm m})$
DG T-RESURF	25	18.6	325	8.6	12.3	308
PG S-RESURF	25	18.6	296	23.5	3.73	325.5
PG T-RESURF	25	18.6	257	19.25	3.43	329.7



Fig. 7. Dependences of the BV and $R_{\text{on, sp}}$ on D_1 and D_2 for DG T-RESURF and PG T-RESURF ($L_{bp} = 22 \ \mu m$, $T_{bp} = 1 \ \mu m$).



Fig. 8. Dependences of the BV and $R_{on, sp}$ on L_{bp} and T_{bp} for DG T-RESURF ($D_1 = 1.7 \ \mu m$).

T-RESURF has lower $R_{on, sp}$ and more uniform current distribution.

4. Conclusion

In this work, a novel SOI double-gate MOSFET with a p-type buried layer is proposed, in which a higher BV, lower $R_{\rm on, sp}$, and smaller $T_{\rm imax}$ can be obtained. Moreover, the new structure is easily isolated, and the BV is not sensitive to the position of the BP. These advantages make the new structure have good prospects in the field of low power loss.

References

- [1] Udrea F. SOI-based devices and technologies for high voltage ICs. BCTM, 2007: 74
- [2] Luo Xiaorong, Wang Yuangang, Yao Guoliang, et al. Partial SOI power LDMOS with a variable low-k dielectric buried layer and a buried p-layer. ICSICT, 2010: 2061
- [3] Li Qi, Zhang Bo, Li Zhaoji. A breakdown model of thin drift region LDMOS with a step doping profile. Chinese Journal of Semiconductors, 2005, 26(11): 2159
- [4] Luo Xiaorong, Lei Tianfei, Wang Yuangang, et al. A novel high voltage SOI LDMOS with buried N-layer in a self-isolation high voltage integrated circuit. ISPSD, 2007: 265
- [5] Chung S K, Han S Y. Analytical model for the surface field distribution of SOI RESURF devices. IEEE Trans Electron Devices, 1998, 45(6): 1374
- [6] Luo Xiaorong, Yao Guoliang, Chen Xi, et al. Ultra-low onresistance high voltage (> 600 V) SOI MOSFET with a reduced cell pitch. Chin Phys B, 2011, 20(2): 077306
- [7] Lei Tianfei, Luo Xiaorong, Ge Rui, et al. Ultra-low specific on-resistance SOI double-gate trench-type MOSFET. Journal of Semiconductors, 2011, 32(10): 104004
- Son W S, Sohn Y H, Choi S Y. RESURF LDMOSFET with a [8] trench for SOI power integrated circuits. Microelectron J, 2004, 35(5): 393
- [9] Disney D R, Paul A K, Darwish M, et al. A new 800 V lateral MOSFET with dual conduction paths. ISPSD, 2001: 399
- Hua Tingting, Guo Yufeng, Sheu G. A 2D analytical model of [10] bulk-silicon triple RESURF devices. ICSICT, 2010: 1850
- Disney D R. A new 600V lateral PMOS device with a buried [11] conduction layer. ISPSD, 2003: 41