# Universal trench design method for a high-voltage SOI trench LDMOS\*

Hu Xiarong(胡夏融)<sup>†</sup>, Zhang Bo(张波), Luo Xiaorong(罗小蓉), and Li Zhaoji(李肇基)

State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China

**Abstract:** The design method for a high-voltage SOI trench LDMOS for various trench permittivities, widths and depths is introduced. A universal method for efficient design is presented for the first time, taking the trade-off between breakdown voltage (BV) and specific on-resistance ( $R_{s,on}$ ) into account. The high-k (relative permittivity) dielectric is suitable to fill a shallow and wide trench while the low-k dielectric is suitable to fill a deep and narrow trench. An SOI LDMOS with a vacuum trench in the drift region is also discussed. Simulation results show that the high FOM BV<sup>2</sup>/ $R_{s,on}$  can be achieved with a trench filled with the low-k dielectric due to its shortened cell-pitch.

 Key words:
 SOI; trench; permittivity; RESURF; LDMOS; breakdown voltage

 DOI:
 10.1088/1674-4926/33/7/074006
 EEACC:
 2560; 2156

## 1. Introduction

The key issues in silicon-on-insulator (SOI) high-voltage integrated circuit (HVIC) design are to realize a high breakdown voltage (BV) and low specific on-resistance  $(R_{s,on})$ . RESURF technology has been successfully employed in improving the breakdown voltage and specific on-resistance tradeoffs in lateral power MOSFETs<sup>[1-7]</sup>. A 250 V LDMOS structure with an oxide-filled trench in the drift region was proposed exhibiting a 2.5X lower specific on-resistance than that of the conventional lateral DMOSFET<sup>[8]</sup>. Implementing lateral power MOSFETs in a trench-based technology has been shown to reduce the specific on-resistance, mainly because of the reduced cell pitch<sup>[9-11]</sup>. This technology has also been widely applied to SOI power lateral MOSFETs<sup>[12-15]</sup>. However, these researches focus on the TLDMOS (trench LDMOS) with a silicon dioxide trench in the drift region. SOI TLDMOS with different k value dielectric-filled trenches have not been reported and no universal rules for the trench design have so far been given.

The purpose of this paper is mainly to propose the universal trench design method for high-voltage SOI TLDMOS. The dependence of the trench parameters such as permittivity, width and depth on the breakdown voltage and the specific on-resistance is discussed in detail. The high-k (relative permittivity) dielectric is suitable to fill a shallow and wide trench while the low-k dielectric is suitable to fill a deep and narrow trench. However, it is better to choose a low-k dielectric constant filler material to obtain high FOM  $BV^2/R_{s,on}$  due to its shortened cell-pitch.

# 2. Simulation results and discussion

The SOI TLDMOS structure is shown in Fig. 1. Firstly, the oxide trench can increase the electric field strength along the x direction like ENDIF technology<sup>[16–20]</sup>. Secondly, the

drift region is folded in the y direction resulting in multipledirectional depletion<sup>[13]</sup>. The trench depth and width are  $D_{\rm T}$ and  $W_{\rm T}$ , respectively, and the width of the drift region is 2  $\mu$ m.  $N_{\rm D}$  is the doping concentration of the drift region.  $t_{\rm s}$  and  $t_{\rm ox}$ 



Fig. 1. Schematic cross sections of the SOI trench LDMOS. (a) SOI TLDMOS with a high-k filling dielectric. (b) SOI TLDMOS with a low-k filling dielectric.

<sup>\*</sup> Project supported by the National Natural Science Foundation of China (Nos. 61176069, 60976060) and the National Key Laboratory of Analogue Integrated Circuit, China (No. 9140C090304110C0905).

<sup>†</sup> Corresponding author. Email: h1\_x2\_r3@126.com Received 10 January 2012, revised manuscript received 22 February 2012



Fig. 2. Simulation curves for the minimum trench width design with the  $k_{\rm T}$  value as a parameter for 240 V-class SOI TLDMOS. (a) Surface electric field distributions of SOI TLDMOS for optimal design ( $D_{\rm T}$  = 13.5  $\mu$ m for  $k_{\rm T}$  = 1,  $D_{\rm T}$  = 9  $\mu$ m for  $k_{\rm T}$  = 2,  $D_{\rm T}$  = 6  $\mu$ m for  $k_{\rm T}$  = 3.9,  $D_{\rm T}$  = 3  $\mu$ m for  $k_{\rm T}$  = 8). (b) Dependence of breakdown voltage on the drift doping  $N_{\rm D}$  (the  $D_{\rm T}$  and  $W_{\rm T}$  values are the same as figure (a). Points A–D are optimal designs for the different  $k_{\rm T}$ , respectively.

is the thickness of SOI layer and BOX layer, respectively. The relative permittivity of the trench dielectric and Si drift region are  $k_{\rm T}$  and  $k_{\rm s}$ .

Figure 2 shows the simulation curves for the minimum trench width design with the dielectric constant of the trench materials as a parameter. Figure 2(a) shows the surface electric field distributions for the different  $k_{\rm T}$  values. Simulation results show that the surface electric field can be approximately considered as a rectangular distribution. So, the breakdown voltage is BV =  $E_{av}W_T$ .  $E_{av}$  is the average electric field in the trench area, which can be expressed as  $E_{av} = E_S k_s / k_T$  in terms of the Gaussian law if the interface charge between the Si drift region and the oxide trench is neglected.  $E_s$  is the critical electric field in the Si drift region. So, the maximum BV of the SOI TLDMOS is  $BV_{max} = W_T E_s k_s / k_T$ . The surface electric field is decreased with an increased  $k_{\rm T}$ . To obtain the same BV, the trench width must be increased, as seen in Fig. 2(a). Figure 2(b) shows the dependence of breakdown voltage on the drift doping  $N_{\rm D}$ . The optimal drift doping is decreased with a decreased  $k_{\rm T}$  due to the weakened assisted depletion effect. As discussed above, to obtain the minimum cell pitch, the low-k dielectric is a good choice.



Fig. 3. Trade-off curves between trench depth and width with the dielectric constant of the trench materials as a parameter for 240 V-class SOI TLDMOS.



Fig. 4. Relationship between trench depth and breakdown voltage with trench permittivity as a parameter for a 300-V-class SOI TLDMOS.

Figure 3 illustrates the reason why the minimum trench width design is chosen. The optimal  $D_T$  and  $W_T$  values are given for 240 V-class SOI TLDMOS. The 240 V breakdown voltage can be achieved with different  $D_T$  and  $W_T$  values for the same  $k_T$  value. The minimum specific on-resistance is nevertheless obtained when the minimum trench width is chosen. It indicates that when the  $k_T$  value of the trench dielectric is chosen, the minimum trench width design is a necessity.

Figure 4 gives the dependence of BV on the  $D_T$  when the trench permittivity and width are fixed. The breakdown voltage increases with the increase in  $D_T$  due to the increase of the folded drift length. However, when the trench depth reaches its optimal value  $D_{T, op}$ , the BV is not increased because the maximum BV is restricted by the trench width and the  $k_T$  value as illustrated by the formula:  $BV_{max} = W_T E_s k_s / k_T$ . So, the minimum trench depth is determined to ensure the lowest specific on-resistance. It can also be seen in Fig. 4 that the optimal trench depth is increased with a decreased  $k_T$  value. The drift doping is decreased as seen in Fig. 2(b) resulting in a decreased to obtain the same BV.

Universal design curves for the minimum  $D_{\rm T}$  and  $W_{\rm T}$  val-

$k_{\rm T}$ for different BV/ $L_{\rm cell}$ , $R_{\rm on}$ and	$d R_{\rm s, on} (V_{\rm G} = 30  \rm V)$	$R_{\rm on} (10^4 {\rm m\Omega \cdot cm})$	$L_{\text{cell}} (\mu \text{m})$	$R_{\rm s, on} ({\rm m}\Omega \cdot {\rm cm}^2)$
SOI trench LDMOS (480 V)	$k_{\rm T} = 8$	1.75	18.5	33
	$k_{\rm T} = 3.9$	2	12.5	25
	$k_{\rm T} = 2$	2.32	9.5	22
	$k_{\rm T} = 1$	3.2	8	26
SOI trench LDMOS (240 V)	$k_{\rm T} = 8$	0.5	9.5	4.8
	$k_{\rm T} = 3.9$	0.66	6.5	4.3
	$k_{\rm T} = 2$	0.86	5	4.3
	$k_{\rm T} = 1$	1.24	4.2	5.2

Table 1. R<sub>s, on</sub> comparison for different trench permittivity.



Fig. 5. Trade-off curves between trench depth and width with breakdown voltage as a parameter.



Fig. 6. Dependence of specific on-resistance on trench permittivity with breakdown voltage as a parameter.

ues for the different  $k_{\rm T}$  value as a function of BV are shown in Fig. 5. It should be noted that the high-*k* dielectric is suitable to fill a shallow and wide trench while the low-*k* dielectric is suitable to fill a deep and narrow trench. The optimal  $D_{\rm T}$  and  $W_{\rm T}$  design method for different permittivities are illustrated in Figs. 2 and 4, respectively.

Figure 6 shows the influence of the  $k_{\rm T}$  value on the  $R_{\rm s, on}$  with the optimal  $D_{\rm T}$  and  $W_{\rm T}$ . The on-resistance  $R_{\rm on}$  and specific on-resistance  $R_{\rm s, on}$  comparison for different trench permittivity is shown in Table 1. The  $R_{\rm on}$  increases with the decrease in  $k_{\rm T}$  due to the lowered drift doping and increased drift length, as seen in Table 1. The optimal cell pitch decreases with

the decrease in  $k_{\rm T}$ . The specific on-resistance  $R_{\rm s, on} = R_{\rm on}L_{\rm cell}$  is determined by both factors.  $L_{\rm cell}$  represents the length of the cell pitch. Simulation results show that the lowest specific on-resistance can be achieved with a low-k dielectric trench, especially for higher breakdown voltage classes. The SOI TLD-MOS with vacuum trench ( $k_{\rm T} = 1$ ) has relatively high  $R_{\rm s, on}$  compared with that of low-k trench ( $k_{\rm T} = 2$ ) because the former has a greatly increased  $R_{\rm on}$  but a slightly decreased  $L_{\rm cell}$ .

## 3. Conclusion

The design method for a high voltage SOI trench LDMOS for various trench permittivities, width and depth is theoretically discussed in this paper. Universal curves for the efficient design through consideration of the trade-off between breakdown voltage and specific on-resistance are presented for the first time. The high-k (relative permittivity) dielectric is suitable for filling a shallow and wide trench, while the low-k dielectric is suitable for filling a deep and narrow trench. A low dielectric constant filler material will be a good choice to obtain a high breakdown voltage and low specific on-resistance due to its shortened cell-pitch.

#### References

- Ludikhuize A W. A review of RESURF technology. Proceedings of International Symposium on Power Semiconductor Devices & ICs, Toulouse, France, 2000: 11
- [2] Souza M M D, Narayanan E M S. Double RESURF technology for HVICs. Electron Lett, 1996, 32: 1092
- [3] Guo Yufeng, Fang Jian, Zhang Bo, et al. A 2D analytical model of SOI double RESURF effect. Chinese Journal of Semiconductors, 2005, 26(4): 764
- [4] Qiao Ming, Fang Jian, Xiao Zhiqiang, et al. Design of 1200 V MR D-RESURF LDMOS and BCD technology. Chinese Journal of Semiconductors, 2006, 27: 68
- [5] Hu Xiarong, Zhang Bo, Luo Xiaorong, et al. A new high voltage SOI LDMOS with triple RESURF structure. Journal of Semiconductors, 2011, 32(7): 074006
- [6] Disney D R, Paul A K, Darwish M, et al. A new 800 V lateral MOSFET with dual conduction paths. Proceedings of International Symposium on Power Semiconductor Devices & ICs, Osaka, 2001: 399
- [7] Hu X, Zhang B, Luo X, et al. Analytical models for the electric field distributions and breakdown voltage of triple RESURF SOI LDMOS. Solid-State Electron, 2012, 69: 89
- [8] Varadarajan K R, Chow T P, Wang J. 250 V integrable silicon lateral trench power MOSFETs with superior specific on-resistance.

Proc ISPSD, 2007: 233

- [9] Sona W S Sohnb, Y H, Choia S Y. RESURF LDMOSFET with a trench for SOI power integrated circuits. Microelectron J, 2004, 35: 393
- [10] Fujishima N, Sugi A, Andre C, et al. A high-density low onresistance trench lateral power MOSFET with a trench bottom source contact. IEEE Trans Electron Devices, 2002, 49(8): 1462
- [11] Zitouni M, Morancho F, Rossel P, et al. A new concept for lateral DMOS transistor for smart power IC's. Proc International Symposium on Power Semiconductor Devices and ICs, 1999: 73
- [12] Luo X R, Lei T F, Wang Y G, et al. Low on-resistance SOI dual-trench-gate MOSFET. IEEE Trans Electron Devices, 2012, 59(2): 504
- [13] Luo X R, Fan J, Wang Y G, et al. Ultra-low specific on-resistance high-voltage SOI lateral MOSFET. IEEE Electron Device Lett, 2011, 32(2): 185
- [14] Luo Xiaorong, Yao Guoliang, Chen Xi, et al. Ultra-low onresistance high voltage (> 600 V) SOI MOSFET with a reduced cell pitch. Chin Phys B, 2011, 20(2): 028501

- [15] Lei T F, Luo X R, Ge R, et al. Ultra-low specific on-resistance SOI double gates trench-type MOSFET. Journal of Semiconductors, 2011, 32(10): 104004
- [16] Zhang B, Li Z J, Hu S D, et al. Field enhancement for dielectric layer of high-voltage devices on silicon on insulator. IEEE Trans Electron Devices, 2009, 56(10): 2327
- [17] Nakagawa A, Yasuhara N, Baba Y. Breakdown voltage enhancement for devices on thin silicon layer/silicon dioxide film. IEEE Trans Electron Devices, 1991, 38(7): 1650
- [18] Merchant S, Arnold E, Baumgart H, et al. Realization of high breakdown voltage (> 700 V) in thin SOI devices. Proc ISPSD, 1991: 31
- [19] Luo X R, Zhang B, Li Z J. A new structure and its analytical model for the electric field and breakdown voltage of SOI high voltage device with variable-k dielectric buried layer. Solid-State Electron, 2007, 51: 493
- [20] Li Z J, Zhang B, Luo X R, et al. The rule of field enhancement for buried dielectric layer of SOI high voltage devices. ICCCAS, 2007: 1302