

Fig. 2. Simulation curves for the minimum trench width design with the k_T value as a parameter for 240 V-class SOI TLDMOS. (a) Surface electric field distributions of SOI TLDMOS for optimal design ($D_T = 13.5 \mu\text{m}$ for $k_T = 1$, $D_T = 9 \mu\text{m}$ for $k_T = 2$, $D_T = 6 \mu\text{m}$ for $k_T = 3.9$, $D_T = 3 \mu\text{m}$ for $k_T = 8$). (b) Dependence of breakdown voltage on the drift doping N_D (the D_T and W_T values are the same as figure (a)). Points A–D are optimal designs for the different k_T , respectively.

is the thickness of SOI layer and BOX layer, respectively. The relative permittivity of the trench dielectric and Si drift region are k_T and k_s .

Figure 2 shows the simulation curves for the minimum trench width design with the dielectric constant of the trench materials as a parameter. Figure 2(a) shows the surface electric field distributions for the different k_T values. Simulation results show that the surface electric field can be approximately considered as a rectangular distribution. So, the breakdown voltage is $BV = E_{av} W_T$. E_{av} is the average electric field in the trench area, which can be expressed as $E_{av} = E_s k_s / k_T$ in terms of the Gaussian law if the interface charge between the Si drift region and the oxide trench is neglected. E_s is the critical electric field in the Si drift region. So, the maximum BV of the SOI TLDMOS is $BV_{max} = W_T E_s k_s / k_T$. The surface electric field is decreased with an increased k_T . To obtain the same BV, the trench width must be increased, as seen in Fig. 2(a). Figure 2(b) shows the dependence of breakdown voltage on the drift doping N_D . The optimal drift doping is decreased with a decreased k_T due to the weakened assisted depletion effect. As discussed above, to obtain the minimum cell pitch, the low- k dielectric is a good choice.




Fig. 3. Trade-off curves between trench depth and width with the dielectric constant of the trench materials as a parameter for 240 V-class SOI TLDMOS.




Fig. 4. Relationship between trench depth and breakdown voltage with trench permittivity as a parameter for a 300-V-class SOI TLDMOS.

Figure 3 illustrates the reason why the minimum trench width design is chosen. The optimal D_T and W_T values are given for 240 V-class SOI TLDMOS. The 240 V breakdown voltage can be achieved with different D_T and W_T values for the same k_T value. The minimum specific on-resistance is nevertheless obtained when the minimum trench width is chosen. It indicates that when the k_T value of the trench dielectric is chosen, the minimum trench width design is a necessity.

Figure 4 gives the dependence of BV on the D_T when the trench permittivity and width are fixed. The breakdown voltage increases with the increase in D_T due to the increase of the folded drift length. However, when the trench depth reaches its optimal value $D_{T,op}$, the BV is not increased because the maximum BV is restricted by the trench width and the k_T value as illustrated by the formula: $BV_{max} = W_T E_s k_s / k_T$. So, the minimum trench depth is determined to ensure the lowest specific on-resistance. It can also be seen in Fig. 4 that the optimal trench depth is increased with a decreased k_T value. The drift doping is decreased as seen in Fig. 2(b) resulting in a decreased critical electric field, the drift length must be increased to obtain the same BV.

Universal design curves for the minimum D_T and W_T val-

Table 1. $R_{s,on}$ comparison for different trench permittivity.

k_T for different BV/ L_{cell} , R_{on} and $R_{s,on}$ ($V_G = 30$ V)	R_{on} (10^4 m Ω ·cm)	L_{cell} (μ m)	$R_{s,on}$ (m Ω ·cm 2)
SOI trench LDMOS (480 V)	$k_T = 8$	1.75	18.5
	$k_T = 3.9$	2	12.5
	$k_T = 2$	2.32	9.5
	$k_T = 1$	3.2	8
SOI trench LDMOS (240 V)	$k_T = 8$	0.5	9.5
	$k_T = 3.9$	0.66	6.5
	$k_T = 2$	0.86	5
	$k_T = 1$	1.24	4.2




Fig. 5. Trade-off curves between trench depth and width with breakdown voltage as a parameter.




Fig. 6. Dependence of specific on-resistance on trench permittivity with breakdown voltage as a parameter.

ues for the different k_T value as a function of BV are shown in Fig. 5. It should be noted that the high- k dielectric is suitable to fill a shallow and wide trench while the low- k dielectric is suitable to fill a deep and narrow trench. The optimal D_T and W_T design method for different permittivities are illustrated in Figs. 2 and 4, respectively.

Figure 6 shows the influence of the k_T value on the $R_{s,on}$ with the optimal D_T and W_T . The on-resistance R_{on} and specific on-resistance $R_{s,on}$ comparison for different trench permittivity is shown in Table 1. The R_{on} increases with the decrease in k_T due to the lowered drift doping and increased drift length, as seen in Table 1. The optimal cell pitch decreases with

the decrease in k_T . The specific on-resistance $R_{s,on} = R_{on}L_{cell}$ is determined by both factors. L_{cell} represents the length of the cell pitch. Simulation results show that the lowest specific on-resistance can be achieved with a low- k dielectric trench, especially for higher breakdown voltage classes. The SOI TLD-MOS with vacuum trench ($k_T = 1$) has relatively high $R_{s,on}$ compared with that of low- k trench ($k_T = 2$) because the former has a greatly increased R_{on} but a slightly decreased L_{cell} .

3. Conclusion

The design method for a high voltage SOI trench LDMOS for various trench permittivities, width and depth is theoretically discussed in this paper. Universal curves for the efficient design through consideration of the trade-off between breakdown voltage and specific on-resistance are presented for the first time. The high- k (relative permittivity) dielectric is suitable for filling a shallow and wide trench, while the low- k dielectric is suitable for filling a deep and narrow trench. A low dielectric constant filler material will be a good choice to obtain a high breakdown voltage and low specific on-resistance due to its shortened cell-pitch.

References

- [1] Ludikhuizen A W. A review of RESURF technology. Proceedings of International Symposium on Power Semiconductor Devices & ICs, Toulouse, France, 2000: 11
- [2] Souza M M D, Narayanan E M S. Double RESURF technology for HVICs. Electron Lett, 1996, 32: 1092
- [3] Guo Yufeng, Fang Jian, Zhang Bo, et al. A 2D analytical model of SOI double RESURF effect. Chinese Journal of Semiconductors, 2005, 26(4): 764
- [4] Qiao Ming, Fang Jian, Xiao Zhiqiang, et al. Design of 1200 V MR D-RESURF LDMOS and BCD technology. Chinese Journal of Semiconductors, 2006, 27: 68
- [5] Hu Xiarong, Zhang Bo, Luo Xiaorong, et al. A new high voltage SOI LDMOS with triple RESURF structure. Journal of Semiconductors, 2011, 32(7): 074006
- [6] Disney D R, Paul A K, Darwish M, et al. A new 800 V lateral MOSFET with dual conduction paths. Proceedings of International Symposium on Power Semiconductor Devices & ICs, Osaka, 2001: 399
- [7] Hu X, Zhang B, Luo X, et al. Analytical models for the electric field distributions and breakdown voltage of triple RESURF SOI LDMOS. Solid-State Electron, 2012, 69: 89
- [8] Varadarajan K R, Chow T P, Wang J. 250 V integrable silicon lateral trench power MOSFETs with superior specific on-resistance.

- Proc ISPSD, 2007: 233
- [9] Sona W S, Sohn Y H, Choia S Y. RESURF LDMOSFET with a trench for SOI power integrated circuits. *Microelectron J*, 2004, 35: 393
- [10] Fujishima N, Sugi A, Andre C, et al. A high-density low on-resistance trench lateral power MOSFET with a trench bottom source contact. *IEEE Trans Electron Devices*, 2002, 49(8): 1462
- [11] Zitouni M, Morancho F, Rossel P, et al. A new concept for lateral DMOS transistor for smart power IC's. *Proc International Symposium on Power Semiconductor Devices and ICs*, 1999: 73
- [12] Luo X R, Lei T F, Wang Y G, et al. Low on-resistance SOI dual-trench-gate MOSFET. *IEEE Trans Electron Devices*, 2012, 59(2): 504
- [13] Luo X R, Fan J, Wang Y G, et al. Ultra-low specific on-resistance high-voltage SOI lateral MOSFET. *IEEE Electron Device Lett*, 2011, 32(2): 185
- [14] Luo Xiaorong, Yao Guoliang, Chen Xi, et al. Ultra-low on-resistance high voltage (> 600 V) SOI MOSFET with a reduced cell pitch. *Chin Phys B*, 2011, 20(2): 028501
- [15] Lei T F, Luo X R, Ge R, et al. Ultra-low specific on-resistance SOI double gates trench-type MOSFET. *Journal of Semiconductors*, 2011, 32(10): 104004
- [16] Zhang B, Li Z J, Hu S D, et al. Field enhancement for dielectric layer of high-voltage devices on silicon on insulator. *IEEE Trans Electron Devices*, 2009, 56(10): 2327
- [17] Nakagawa A, Yasuhara N, Baba Y. Breakdown voltage enhancement for devices on thin silicon layer/silicon dioxide film. *IEEE Trans Electron Devices*, 1991, 38(7): 1650
- [18] Merchant S, Arnold E, Baumgart H, et al. Realization of high breakdown voltage (> 700 V) in thin SOI devices. *Proc ISPSD*, 1991: 31
- [19] Luo X R, Zhang B, Li Z J. A new structure and its analytical model for the electric field and breakdown voltage of SOI high voltage device with variable- k dielectric buried layer. *Solid-State Electron*, 2007, 51: 493
- [20] Li Z J, Zhang B, Luo X R, et al. The rule of field enhancement for buried dielectric layer of SOI high voltage devices. *ICCCAS*, 2007: 1302