

A strained Si-channel NMOSFET with low field mobility enhancement of about 140% using a SiGe virtual substrate*

Cui Wei(崔伟)^{1,2,†}, Tang Zhaohuan(唐昭焕)², Tan Kaizhou(谭开洲)², Zhang Jing(张静)²,
Zhong Yi(钟怡)², Hu Huiyong(胡辉勇)³, Xu Shiliu(徐世六)², Li Ping(李平)¹,
and Hu Gangyi(胡刚毅)²

¹State Key Laboratory of Electronic Thin Films and Integrated Devices, UESTC, Chengdu 610023, China

²Science and Technology on Analog Integrated Circuit Laboratory, Chongqing 400060, China

³Key Laboratory of the Ministry of Education for Wide-Band Gap Semiconductor Materials and Devices, Microelectronics School, Xidian University, Xi'an 710071, China

Abstract: A fully standard CMOS integrated strained Si-channel NMOSFET has been demonstrated. By adjusting the thickness of graded SiGe, modifying the channel doping concentration, changing the Ge fraction of the relaxed SiGe layer and forming a p-well by multiple implantation technology, a surface strained Si-channel NMOSFET was fabricated, of which the low field mobility was enhanced by 140%, compared with the bulk-Si control device. Strained NMOSFET and PMOSFET were used to fabricate a strained CMOS inverter based on a SiGe virtual substrate. Test results indicated that the strained CMOS converter had a drain leakage current much lower than the Si devices, and the device exhibited wonderful on/off-state voltage transmission characteristics.

Key words: CMOS inverter; strained Si; mobility enhancement; SiGe virtual substrate; relaxed layer

DOI: 10.1088/1674-4926/33/9/094005

EEACC: 0520F; 2520D; 2550B

1. Introduction

During the past few years, carrier mobility enhancement technology has been intensively investigated for its diverse applications^[1,2]. Strained Si technology, including both material and process innovation considerations, is the usual method to increase the mobility of electrons and holes. The strained NMOSFET device has great potential in the application for high-speed CMOS ICs, thanks to its mobility enhancement. A Si_{1-x}Ge_x virtual substrate is used as a useful and key technology to obtain a high performance strained NMOSFET^[2]. The conventional technical scheme is to grow a strained Si layer on a relaxed Si_{1-x}Ge_x buffer layer with a smooth surface and a low threading dislocation density, which has been well investigated^[2-8].

In this paper, the samples were fabricated on a nominal n-type substrate. Prior to growth of a 20 nm thick strained Si cap layer, an approximately 2 μm thick Si buffer, a 1 μm linearly graded Si_{1-x}Ge_x (with a nominal final Ge mole fraction of 0.25) layer and an approximately 0.5 μm thick Si_{0.75}Ge_{0.25} relaxed layer were deposited layer by layer.

During the CMOS process, NMOSFET should be fabricated in a p-well. So, the p-well process is the key issue. In general, a high temperature drive-in following ion implantation was used to form the p-well. It should be noted that the thermal budget must be well controlled, considering the strain characteristics of the channel. Therefore, a low temperature drive-in after implantation with four-time varied energy becomes the best method to form a p-well. Figure 1 shows a cross section of a CMOS inverter. NMOSFET and PMOSFET devices us-

ing a 20 nm strained Si layer on a relaxed Si_{0.75}Ge_{0.25} layer are fabricated and measured.

2. Structure and process design

2.1. Structure design

The epitaxial layer structure of the strained Si on the virtual SiGe substrate is shown schematically in Fig. 2. The strained Si/Si_{0.75}Ge_{0.25} channel layers are grown on a relaxed linearly graded Si_{1-x}Ge_x. The smaller lattice constant of Si dictates that the subsequent Si layer is in tension, allowing the electron mobility enhancement suitable for the n-channel of strained Si NMOSFET.

The proposed concentrations and structural parameters are as follows:

Concentration of the substrate: $4 \times 10^{15} \text{ cm}^{-3}$.

Concentration of the buffer layer: $\sim 1 \times 10^{17} \text{ cm}^{-3}$.

Concentration of the relaxed SiGe layer: $\sim 1 \times 10^{17} \text{ cm}^{-3}$.

Depth of the p-well: about 0.58 μm.

Depth of the source/drain: about 0.13 μm.

2.2. Process design

The main process steps to fabricate a strained NMOSFET and PMOSFET based on a Si_{0.75}Ge_{0.25} virtual substrate are described as follows. The gate oxide is thermally grown by low temperature wet oxidation. The gate polysilicon is implanted with source and drain implantation.

N(100) wafer → buffer Si layer deposition → relaxed Si_{0.75}Ge_{0.25} layer growth → strained Si layer deposition →

* Project supported by the National Basic Research Program of China.

† Corresponding author. Email: c.wei@163.com

Received 17 February 2012, revised manuscript received 7 May 2012




Fig. 1. Cross-section of the strained CMOS structure based on relaxed SiGe virtual substrate.

20 nm strained Si
0.5 μm relaxed $\text{Si}_{0.75}\text{Ge}_{0.25}$
1 μm graded $\text{Si}_{1-x}\text{Ge}_x$ $x = 0-0.25$
2 μm Si buffer
Si substrate

Fig. 2. Structure of the SiGe virtual substrate.




Fig. 4. Photograph of the strained CMOS inverter based on a $\text{Si}_{1-x}\text{Ge}_x$ virtual substrate.




Fig. 3. Simulated distribution curves of the net doping and boron doping (boron is implanted with varied energy).

LPCVD deposition of dielectrics \rightarrow N^+ ring lithography/etch \rightarrow N^+ ring implantation \rightarrow P^+ ring lithography/etch \rightarrow P^+ ring implantation \rightarrow active lithography/etch \rightarrow gate oxide \rightarrow p-well lithography \rightarrow p-well implantation \rightarrow LPCVD deposition of poly-silicon \rightarrow poly-silicon oxide \rightarrow poly-silicon lithography/etch \rightarrow LPCVD deposition of SiO_2 \rightarrow spacer etch \rightarrow NMOSFET source/drain lithography \rightarrow arsenic implantation \rightarrow PMOSFET source/drain lithography \rightarrow BF_2 implantation \rightarrow LPCVD deposition of SiO_2 \rightarrow contact lithography/etch \rightarrow metallization \rightarrow testing \rightarrow alloying \rightarrow parameter testing.

In the complete process, the p-well is one of the main issues. Four-time varied energy boron implantation is adopted to form the p-well. As shown in Fig. 3, there are four peaks on the simulated curves.

3. Results and discussion

3.1. Results

Using the above-mentioned process flow, a strained CMOS inverter based on a $\text{Si}_{1-x}\text{Ge}_x$ virtual substrate is fabricated. Figure 4 shows the photograph of the strained CMOS inverter. Finally, characteristics of the separate MOSFET and the inverter are measured at five locations on the wafer. Figure 5 shows I_D-V_G transfer characteristics of the strained NMOSFET and bulk-Si control device at $V_{ds} = 0.5$ V. Output characteristics of the strained NMOSFET and bulk Si as the gate voltage V_{gs} changes from 1 to 10 V at 1 V intervals are compared in Fig. 6. In the experiment, two normal Si wafers and one strained wafer are measured, and the field-effect mobility ratio of the s-Si NMOSFET and the bulk-Si NMOSFET versus the effective field measured at $V_d = 0.5$ V can be seen in Fig. 7. The carrier mobility is calculated from these curves (Section 3.2). Figure 8 shows the characteristics of the fabricated inverter.

3.2. Discussion

At the low field of $V_{ds} = 0.5$ V and $V_{gs} = 3.5$ V, current density and maximal mobility of the proposed strained NMOSFET are improved by 140%, which is 2.4 times that of the bulk-Si control device. The characteristics of the strained PMOS-




Fig. 5. Typical I_d versus $V_{gs}-V_t$ characteristics for a $0.8 \times 8 \mu\text{m}^2$ strained Si device and bulk-Si at $V_{ds} = 0.5 \text{ V}$.




Fig. 7. Field-effect mobility ratio of the s-Si NMOSFET and the bulk-Si NMOSFET versus the effective field E_{eff} measured at $V_d = 0.5 \text{ V}$.




Fig. 6. Output characteristics of the strained NMOSFET and bulk Si NMOSFET at $V_{gs} = 1-10 \text{ V}$.




Fig. 8. Characteristics of the proposed inverter.

FET are almost the same as the bulk-Si PMOSFET.

In designing the layout of the proposed NMOSFET, channel length is $0.8 \mu\text{m}$, channel width is $8 \mu\text{m}$, and the depth of source and drain is $0.13 \mu\text{m}$. Taking the source/drain resistance and the contact resistance into consideration, the following equation can be used:

$$I_{DS} = \frac{W}{L} \mu C_{\text{ox}} [V_{GS} - V_T - I_{DS}(R_s + R_c)] \times [V_{DS} - I_{DS}(R_s + R_D + 2R_c)], \quad (1)$$

where C_{ox} is the capacitance of poly-silicon gate to the epitaxial layer, μ is the mobility of the electron or hole, W is the channel width, L is the channel length, V_t is the threshold voltage of the gate-source, R_s is the source series resistance, R_D is the drain series resistance, R_C is the contact resistance, and $V_{GS}-V_t$ is the effective gate voltage.

Although gate voltages of the strained NMOSFET and Si NMOSFET are not equal, their effective gate voltages are the same. This is accurate from a physical sense. For the convenience of the calculation, the value of $C_{\text{ox}1}$ is the same as $C_{\text{ox}2}$. The mobility of the proposed strained NMOSFET is enhanced by about 140% at a gate-source voltage of 3.5 V, as can be

seen from Fig. 7.

From Fig. 5 to Fig. 7, it can be seen that the drain-source current (I_{ds}) of the strained NMOSFET is higher than that of the bulk-Si control device at $V_{ds} = 0.5 \text{ V}$, and the I_{ds} value of the strained NMOSFET is 2.9 times the value of the bulk-Si control device, which is higher than the enhancement of 170% reported in Ref. [1]. Furthermore, the mobility of the strained NMOSFET is enhanced by about 140% at $V_{gs} = 3.5 \text{ V}$ and $V_{ds} = 0.5 \text{ V}$. As shown in Fig. 8, characteristics of the strained CMOS inverter are perfect. Its drain leakage current is very low. Moreover, the high/low output voltage of the device is almost rail to rail.

4. Conclusion

A high performance strained NMOSFET and a strained CMOS inverter based on a SiGe virtual substrate were presented. Test results showed that the drain-source current of the strained silicon NMOSFET is enhanced by 190% and the mobility is enhanced by a maximum of 140% at $V_{gs} = 3.5 \text{ V}$ and $V_{ds} = 0.5 \text{ V}$, compared with the bulk Si NMOSFET using a similar process. The strained CMOS converter based on the SiGe virtual substrate has perfect on/off-state voltage transmission characteristics, such as a low drain leakage current. The

proposed device structure and process is applicable for high-performance CMOS analog IC's.

Acknowledgments

The authors would like to thank Wang Jian'an, Xu Xueliang, Chen Guangbing and Yang Yonghui for their support and helpful discussions. This work was supported by the State Key Laboratory of Electronic Thin Films and Integrated Devices, UESTC, and the Science and Technology on Analog Integrated Circuit Laboratory, CETC.

References

- [1] Olsen S H, O'Neill A G, Driscoll L S, et al. High-performance NMOSFET using a novel strain Si/SiGe CMOS architecture. *IEEE Trans Electron Devices*, 2003, 50(9): 1961
- [2] Liang Renrong, Zhang Kan, Yang Zongren, et al. Fabrication and characterization of strained Si material using SiGe virtual substrate for high mobility devices. *Chinese Journal of Semiconductors*, 2007, 28(10): 1518
- [3] Zhang Qingdong, Zhou Dong, Gu Xiaofeng, et al. Study on channel strain in strained-Si NMOS transistor by simulation. *Research and Progress of SSE*, 2009, 29(2): 175 (in Chinese)
- [4] Zhang Kan, Liang Renrong, Xu Yang, et al. Electron mobility enhancement characteristic and its temperature dependence in strained-Si N-MOSFETs. *Research and Progress of SSE*, 2007, 27(4): 436 (in Chinese)
- [5] Li Xiaojian, Tan Yaohua, Tian Lilin. An analytical model of electron mobility for strained-Si channel NMOSFETs. *Journal of Semiconductors*, 2008, 29(5): 865
- [6] Zhang Xuefeng, Xu Jingping, Zou Xiao, et al. A low-field hole mobility model of strained $\text{Si}_{1-x}\text{Ge}_x$ pMOSFET. *Chinese Journal of Semiconductors*, 2006, 27(11): 2000
- [7] Rim K, Hoyt J L, Gibbons J F, et al. Fabrication and analysis of deep submicron strained-Si N-MOSFET's. *IEEE Trans Electron Devices*, 2000, 47 (7): 1406
- [8] Rim K, Koester S, Hargrove M, et al. Strained Si NMOSFETs for high performance CMOS technology. *IEEE Symp VLSI Circuits, Dig Tech Pap*, 2001: 59