

Design and optimization of a 0.5 V CMOS LNA for 2.4-GHz WSN application*

Chen Liang(陈亮)^{1,2,3} and Li Zhiquan(李智群)^{1,2,3,†}

¹Institute of RF- & OE-ICs, Southeast University, Nanjing 210096, China

²Engineering Research Center of RF-ICs & RF-Systems, Ministry of Education, Southeast University, Nanjing 210096, China

³Jiangsu Provincial Key Laboratory of Sensor Network Technology, Wuxi 214135, China

Abstract: This paper presents a low noise amplifier (LNA), which could work at an ultra-low voltage of 0.5 V and was optimized for WSN application using 0.13 μm RF-CMOS technology. The circuit was analyzed and a new optimization method for a folded cascode LNA was introduced. Measured results of the proposed circuit demonstrated a power gain of 14.13 dB, consuming 3 mW DC power, showing 1.96 dB NF and an input 1-dB compression point of -19.9 dBm. Both input power matching (S_{11}) and output power matching (S_{22}) were below -10 dB. The results indicate that this LNA is fully applicable to low voltage and low power applications.

Key words: LNA; WSN; CMOS

DOI: 10.1088/1674-4926/33/10/105009

EEACC: 2570

1. Introduction

One of the basic requirements is the receiver circuits' low voltage and low power application, because of the constraints of the Wireless Mobile Terminal's size, weight and cost, especially in wireless sensor network (WSN) application. The LNA is one of the most important and essential blocks in RF receivers^[1]. Its performances under ultra-low voltage, such as noise figure and power gain, play a critical role^[2].

This paper aims to reduce the LNA working voltage and power consumption while keeping its good performance. Based on this principle, a differential inductance degenerated folded cascode structure is adopted and analyzed in detail, including its input power matching condition, input noise matching condition, and the effect of the parasitic resistance of L_1 , which resonates at the operating frequency with the parasitic capacitance of node A, as shown in Fig. 1, especially the voltage gain. There are several optimization methods used for conventional cascode LNAs, such as the PCSNIM proposed in Ref. [3], but they are not suitable for folded cascode LNAs. A folded cascode LNA should be optimized as two separate LNAs, and during the design of a folded cascode LNA, more factors need to be considered than during the design of a conventional one, such as the distribution of the current among M1 and M2, decreasing the losing factor η , and the bias voltage of M2. A new optimization method for a folded cascode structure is introduced in this paper.

The measured results of the chosen circuit demonstrated a power gain of 14.13 dB, consuming DC power of 3 mW at 0.5 V supply voltage, showing an NF of 1.96 dB and an input 1-dB compression point of -19.9 dBm. Both input matching (S_{11}) and output matching (S_{22}) are below -10 dB.

2. Analysis of the LNA circuit

The complete schematic of the proposed LNA is shown

in Fig. 1. Due to the circuit's complete symmetry, only half of the circuit is taken for analysis. The half circuit and its small signal equivalent circuit are shown in Fig. 2. C_r is the parasitic capacitance from the drain terminal of M1 to the ground. C_t , $L_{1\text{eq}}$ and $R_{1\text{eq}}$ will be explained in the following.

2.1. Input power matching

The input impedance $Z_{\text{in}1}$ is (neglect r_{DS1})

$$Z_{\text{in}1} = \frac{g_{\text{m}1}}{C_t} L_s + j\omega(L_s + L_g) + \frac{1}{j\omega C_t}, \quad (1)$$

where $C_t = C_{\text{gs}} + C_{\text{ex}}$. L_s generates the real part of $Z_{\text{in}1}$, while introducing little noise.

The input power matching conditions are as follows:




Fig. 1. Schematic of the proposed LNA circuit.

* Project supported by the National High Technology Research and Development Program (No. 2007AA01Z2A7) and the Special Fund of Jiangsu Province for the Transformation of Scientific and Technological Achievements (No. BA2010073).

† Corresponding author. Email: zhiqunli@seu.edu.cn

Received 12 March 2012, revised manuscript received 20 April 2012




Fig. 2. (a) Half part circuit of the proposed LNA. (b) Its small signal equivalent circuit.

$$\begin{cases} \text{Re}[Z_{in1}] = \text{Re}[Z_s], \\ \text{Im}[Z_{in1}] = -\text{Im}[Z_s]. \end{cases} \quad (2)$$

Typically, R_s is 50 Ω . Thus, the input power matching condition becomes:

$$\begin{cases} \text{Re}[Z_{in1}] = \text{Re}[Z_s] = 50 \Omega, \\ \text{Im}[Z_{in1}] = -\text{Im}[Z_s] = 0 \Omega. \end{cases} \quad (3)$$

Assign proper values to V_{gs} , L_g , L_s , and C_{ex} and C_{gs} (W) to make $L_s + L_g$ resonate with C_t at the operation frequency, and let

$$\frac{g_{m1}}{C_t} L_s = R_s = 50. \quad (4)$$

The input power matching will be achieved.

2.2. Effect of the parasitic resistor of L_1

R_1 is the parasitic series resistor of L_1 . Through a series-parallel conversion shown in Fig. 3, the L_{1eq} and R_{1eq} is:

$$L_{1eq} \approx L_1, \quad R_{1eq} \approx R_1 Q^2 = R_1 \left(\frac{\omega L_1}{R_1} \right)^2 = \omega L_1 Q. \quad (5)$$

Q is the quality factor of L_1 . In Eq. (5), the R_{1eq} varies proportionally to Q and L_1 .




Fig. 3. Series-parallel conversion of L_1 and its parasitic resistance.

2.2.1. The current losing factor η

At the operation frequency, L_{1eq} and C_r achieve parallel resonance, and some current will be lost through the resistor R_{1eq} . The losing factor is defined as^[3]:

$$\begin{aligned} \eta &= \frac{Z_{in2}}{Z_{in2} + R_{1eq}} \\ &= \frac{1/g_{m2}}{1/g_{m2} + R_{1eq}} = \frac{1}{1 + \omega L_1 Q g_{m2}}, \end{aligned} \quad (6)$$

where $Z_{in2} = \frac{1}{g_{m2}}$.

Equation (6) reveals that large g_{m2} and Q can be chosen to minimize the lossy current.

2.2.2. Output noise current spectral density generated by R_{1eq}

The noise current spectral density of R_{1eq} is

$$\overline{i_n^2} = \frac{4kTB}{R_{1eq}}. \quad (7)$$

Add this current source to the small signal equivalent circuit in Fig. 2(b), the output noise current spectral density ($\overline{i_{no}^2}$) generated by R_{1eq} can be obtained:

$$\begin{aligned} \overline{i_{no}^2} &= \overline{i_n^2} \left(\frac{R_{1eq} \parallel Z_{out1}}{R_{1eq} \parallel Z_{out1} + Z_{in2}} \right)^2 \\ &= \frac{4kTB}{R_{1eq}} \left(\frac{1}{1 + Z_{in2} Z_{out1}^{-1} + Z_{in2} R_{1eq}^{-1}} \right)^2 \\ &= 4kTB \times \frac{1}{R_{1eq} (1 + Z_{in2} Z_{out1}^{-1})^2 + Z_{in2}^2 R_{1eq}^{-1} + 2(Z_{in2} + Z_{in2}^2 Z_{out1}^{-1})}, \end{aligned} \quad (8)$$

where $Z_{out1} \approx \frac{r_{DS} R_s + r_{DS} L_s g_{m1} / C_t + \omega^2 L_s^2 + j\omega L_s R_s}{R_s}$.

As seen in Eq. (8), the output noise current density increases with R_{1eq} increasing at first, when

$$R_{1eq} = \frac{Z_{in2}}{1 + Z_{in2} Z_{out1}^{-1}} = Z_{in2} \parallel Z_{out1},$$

it gets the maximum value, and then, decreases with R_{1eq} increasing. Usually, R_{1eq} is larger than $Z_{in2} \parallel Z_{out1}$, and in order to maximize R_{1eq} , L_1 's Q factor must be as large as possible.




Fig. 4. Small signal equivalent circuit for voltage gain calculation.




Fig. 5. Output power matching networks.

The output noise current density is inversely proportional to Z_{in2} , so a small g_{m2} is needed. This conclusion is contrary to the previous finding in the analysis of current losing factor η . As a result, the value of g_{m2} must be determined with a trade-off.

2.3. Voltage gain

The input resistance and load resistance have the same value, so the power gain is equal to the voltage gain, and then the voltage gain will be analyzed.

The small signal equivalent circuit for voltage gain calculation is shown in Fig. 4, C_{gd2} is the parasitic capacitance between the drain and gate of M2, R_{L0} is the parasitic series resistor of L_o . C_1 and C_2 form the output matching network, which is one of the two methods shown in Fig. 5, and R_L is the load resistor (usually it is 50Ω).

In Fig. 4, it has been shown that

$$v_{out} = v_{d2} \frac{R_L}{R_L + 1/(sC_1)}, \tag{9}$$

and

$$v_{d2} = i_2(R_1 \parallel R_2) = i_1(1 - \eta)(R_1 \parallel R_2). \tag{10}$$

Firstly, let i_1 be analyzed.

$$\begin{aligned} i_1 &= g_{m1} v_{gs1} = g_{m1} \frac{v_{in}}{R_{in} sC_t} \\ &= g_{m1} \frac{v_{in}}{\frac{g_{m1}}{C_t} L_s + s(L_s + L_g) + \frac{1}{sC_t}}, \end{aligned}$$

when the input power matching is achieved, $s(L_s + L_g) + 1/(sC_t) = 0$. Then

$$i_1 = g_{m1} \frac{v_{in}}{\frac{g_{m1}}{C_t} L_s} = \frac{v_{in}}{sL_s}. \tag{11}$$

It can be seen that i_1 is inversely proportional to the value of L_s , when the input power matching is achieved.

η has been discussed before, so $R_1 \parallel R_2$ will be analyzed secondly. Given the output power matching requirement, R_1 and R_2 should satisfy the following relation:

$$R_1 = \overline{R_2}.$$

Assume that the output resistance of M2 is large enough so that it can be ignored. Through a series to parallel conversion, the equivalent circuit of $R_1 \parallel R_2$ is shown in Fig. 6. C_{gd2} , C_2 , C_1 and L_o resonate at the operating frequency to achieve the output power matching, besides,

$$\begin{aligned} R_{Loeq} &= R_{Leq}, \\ R_{Leq} &= R_L Q_L^2 = R_L \left[1 + \left(\frac{1}{\omega C_1 R_L} \right)^2 \right]. \end{aligned} \tag{12}$$

Usually, it meets the requirements of industrial production standards that $S_{22} < -10 \text{ dB}$.

$$S_{22} < -10 \text{ dB} \Rightarrow \left| \frac{R_{Loeq} - R_{Leq}}{R_{Loeq} + R_{Leq}} \right| < 0.316.$$

According to Eq. (12), a value range of C_1 can be obtained:

$$\begin{aligned} \frac{1}{\sqrt{1.92(R_{Loeq} - R_L)R_L\omega^2}} &< C_1 \\ &< \frac{1}{\sqrt{0.52(R_{Loeq} - R_L)R_L\omega^2}}. \end{aligned} \tag{13}$$




Fig. 6. Series to parallel conversion of R_1 and R_2 .

Let C_1 be analyzed.

According to Eqs. (9) and (10),

$$\begin{aligned}
 v_{d2} &= i_2(R_1 \parallel R_2) = i_2(R_{Loeq} \parallel R_{Leq}) \\
 &= i_2 \frac{R_{Loeq} R_{Leq}}{R_{Loeq} + R_{Leq}} \\
 &= i_2 \frac{R_{Loeq} R_L + R_{Loeq} R_L \left(\frac{1}{\omega C_1 R_L}\right)^2}{R_{Loeq} + R_L + R_L \left(\frac{1}{\omega C_1 R_L}\right)^2} \\
 &= i_2 \frac{R_{Loeq} R_L + R_{Loeq} \frac{1}{\omega^2 C_1^2 R_L}}{R_{Loeq} + R_L + \frac{1}{\omega^2 C_1^2 R_L}} \\
 &= i_2 \frac{R_{Loeq} R_L^2 \omega^2 C_1^2 + R_{Loeq}}{(R_{Loeq} + R_L) \omega^2 C_1^2 R_L + 1}, \tag{14}
 \end{aligned}$$

$$\begin{aligned}
 |v_{out}| &= \left| v_{d2} \frac{R_L}{R_L + 1/(SC_1)} \right| \\
 &= |v_{d2}| \frac{R_L \omega C_1}{\sqrt{1 + (R_L \omega C_1)^2}} \\
 &= i_2 \frac{R_{Loeq} R_L^2 \omega^2 C_1^2 + R_{Loeq}}{(R_{Loeq} + R_L) \omega^2 C_1^2 R_L + 1} \frac{R_L \omega C_1}{\sqrt{1 + (R_L \omega C_1)^2}}. \tag{15}
 \end{aligned}$$

The derivative of v_{out} with respect to R_{Loeq} is

$$\begin{aligned}
 \frac{\partial |v_{out}|}{\partial R_{Loeq}} &= i_2 \frac{R_L \omega C_1}{\sqrt{1 + (R_L \omega C_1)^2}} \frac{1}{R_{Loeq} \omega^2 C_1^2 R_L + 1} \\
 &\quad \times \left(1 - \frac{R_{Loeq} \omega^2 C_1^2 R_L}{R_{Loeq} \omega^2 C_1^2 R_L + 1} \right) > 0.
 \end{aligned}$$

So, v_{out} varies proportionally to R_{Loeq} . A large R_{Loeq} requires a large L_o and a large Q factor.

Let

$$\frac{\partial |v_{out}|}{\partial C_1} = 0,$$

it can be obtained that

$$C_1 = \frac{1}{\sqrt{(R_{Loeq} - R_L) R_L \omega^2}} \text{ or } C_1 = +\infty.$$




Fig. 7. v_{out} versus R_{Loeq} ($R_{Loeq} = 250 \Omega$, $R_L = 50 \Omega$, Freq = 2.4 GHz, $i_2 = 1$ mA).

V_{out} get its maximum value when

$$C_1 = \frac{1}{\sqrt{(R_{Loeq} - R_L) R_L \omega^2}}. \tag{16}$$

And this value is in the range of Eq. (13). A curve of v_{out} versus C_1 is shown in Fig. 7, and $R_{Loeq} = 250 \Omega$, $R_L = 50 \Omega$, Freq = 2.4 GHz.

According to the analysis above, there are four methods used to increase the voltage gain. The first one is decreasing the value of L_s . The second one is decreasing η . The third one is increasing R_{Loeq} , and the last one is assigning C_1 's value according to Eq. (16).

2.4. Noise matching

In order to achieve noise matching, the following equation must be satisfied.

$$\begin{cases} \text{Re}[Z_{opt}] = \text{Re}[Z_s], \\ \text{Im}[Z_{opt}] = \text{Im}[Z_s]. \end{cases} \tag{17}$$

Usually large C_{gs} is needed to satisfy Eq. (17), and this leads to a large gate width and high power consumption. In order to solve this problem, C_{ex} is added. According to the noise analysis in Ref. [4], Z_{opt} can be obtained:

$$Z_{opt} = \frac{\alpha \sqrt{\frac{\delta}{5\gamma(1-|c|^2)}} + j\left(\frac{C_t}{C_{gs}} + \alpha |c| \sqrt{\frac{\delta}{5\gamma}}\right)}{\omega C_{gs} \left\{ \frac{\alpha^2 \delta}{5\gamma(1-|c|^2)} + \left(\frac{C_t}{C_{gs}} + \alpha |c| \sqrt{\frac{\delta}{5\gamma}}\right)^2 \right\}} - sL_s. \tag{18}$$

Proper values of V_{gs} , L_g , L_s , C_{ex} and C_{gs} (W) can be assigned to achieve noise matching and input power matching simultaneously, because there are four equations in Eq. (2) and Eq. (17) with five unknowns.




Fig. 8. The curve of Z_{out1} versus I_{D1} .




Fig. 9. Determine V_{bias} and W of M1.

3. New optimization method and measured results

There are several optimization methods used for conversional cascode LNAs, but they are not suitable for the folded cascode LNA. This is because during the design of a folded cascode LNA, more factors need to be considered than during the design of a conversional one, such as the distribution of the current among M1 and M2, decreasing the losing factor η , the bias voltage of M2, and so on. Therefore, a new optimization method for a folded cascode LNA is proposed in this paper.

3.1. Circuit optimization method

The proposed LNA was designed with $0.13 \mu\text{m}$ RF CMOS technology, and L_s and L_o are on-chip spiral inductors. L_1 consists of the bonding wire inductor connecting the chip pad and the PCB and the SMT inductor on the PCB, because of their high Q factor can reduce the noise figure and current losing factor η according to Eq. (6) and Eq. (8). L_g is also an off-chip inductor. The circuit is optimized to achieve power-constrained simultaneous noise and input matching, and the steps are as follows:

Step 1: Determine the distribution of the current among M1 and M2. In this design, the DC current of the single-ended LNA is 3 mA. The distribution is determined by the principle of reducing η . Two factors need to be considered. One is the parasitic resistor of L_1 , and the other is the output resistor of M1, Z_{out1} . Z_{out1} was ignored before in order to simplify the analysis, but in practice, this factor cannot be ignored. To guarantee most of the current flows into M2, it is required that

$$Z_{in2} = \frac{1}{g_{m2}} = \frac{|V_{GSM2} - V_{thM2}|}{2I_{D2}} < 0.1 (R_{1eq} \parallel Z_{out1}). \quad (19)$$

Off-chip L_1 is chosen to maximize R_{1eq} , which can achieve several kilo ohms R_{1eq} easily. If a fully integrated LNA is designed, an on-chip inductor will be adopted. As a result of the poor Q factor of the on-chip inductor, it will be difficult to realize an R_{1eq} more than 500 Ω . The curve of Z_{out1} versus I_{D1} is shown in Fig. 8. Because M1 is the major stage of an LNA, more current is assigned to M1 than to M2. For instance, I_{D1} is 2 mA, and I_{D2} is 1 mA. In addition, the distribution should

meet Eq. (19). According to Fig. 8, the output resistor is about 580 Ω when I_{D1} is 2 mA. With an off-chip inductor, R_{1eq} is about several k Ω , so $R_{1eq} \parallel Z_{out1}$ is about 580 Ω . According to Eq. (19), it can be obtained that

$$I_{D2} > \frac{|V_{GSM2} - V_{thM2}|}{2 \times 58} = 0.86 \text{ mA},$$

with $|V_{GSM2} - V_{thM2}| = 100 \text{ mV}$.

Thus, it is a proper choice that $I_{D1} = 2 \text{ mA}$, $I_{D2} = 1 \text{ mA}$.

Step 2: Determine the DC-bias V_{bias1} and the width W of M1 to provide the minimum NFmin. With constant I_{D1} , if V_{bias1} is determined, W is also determined. According to the method proposed in Ref. [5], a curve of NFmin versus V_{bias1} with constant I_{D1} consumption can be obtained, and it is shown in Fig. 9. In this figure, it can be seen that NFmin changes inversely with V_{bias1} 's change. But the threshold voltage V_{th} is larger than 300 mV, if $V_{bias1} < 400 \text{ mV}$, the overdrive voltage of M1 will be smaller than 100 mV, the process variation will affect the circuit performance greatly. So, it is suitable to make the overdrive voltage slightly larger than 100 mV, and in this design, $V_{bias1} = 420 \text{ mV}$ and $W = 40 \mu\text{m}$ is chosen.

Step 3: Set L_g 's parasitic resistance (R_{Lg}) and L_s . $\text{Im}[Z_{opt}]$ of the circuit can be seen as an approximate value of L_g . According to bond inductor's quality factor (about 50 at 2.4 GHz), a rough value of R_{Lg} can be obtained, and it will be adjusted in Step 6. Set the initial value of L_s to a value that is not too large, for example 1 nH, and it will be tuned in Step 4. A large L_s will reduce the power gain and worsen the noise performance.

Step 4: Set the value of L_g to 0. Tune C_{ex} and L_s to satisfy the equation: $\text{Re}[Z_{opt}] = \text{Re}[Z_{in}] = 50 \Omega$. This is a process of trial and error.

Step 5: Calculate the value of L_g according to simulated $\text{Im}[Z_{opt}]$. After setting L_g to that value, $\text{Im}[Z_{opt}]$ will change downward along the 50 Ω circle, while $\text{Im}[Z_{in}]$ will change in the opposite direction. They will meet at the origin, because the imaginary parts of Z_{opt} and Z_{in} are almost equal.

Step 6: Calculate L_g 's parasitic resistance according to its quality factor, and set it to that value.

Step 7: Go back to Step 4, until the input power matching and noise matching can be achieved simultaneously through fine tuning of L_g .




Fig. 10. The NF and NFmin of designed LNA.




Fig. 11. Microphotograph of the proposed LNA.

Step 8: If Step 7 cannot be achieved, make a small tuning of V_{bias} and W , and then redo Steps 4 to 7.

Step 9: Choose the DC-bias voltage V_{bias2} and width W_2 of M2. Usually V_{bias2} is chosen to be 0 V. At constant current I_{D2} , a large overdrive voltage leads to a small g_{m2} (Eq. (19)), which helps to decrease the output noise current density generated by L_1 's parasitic resistor according to Eq. (8). If the LNA is designed for large gain, V_{bias2} can be increased to get a large g_{m2} , and thereby obtain a large gain. In this design, the LNA is designed for a low noise figure, so $V_{bias2} = 0$ V is chosen. According to 1 mA I_{D2} , W_2 can be obtained.

Step 10: Tune the value of L_1 to get the maximum gain.

Step 11: Choose proper output power matching network according to R_1 .

Figure 10 shows the noise figure, NF, and the minimum noise figure, NFmin. NF is only 18 mdB larger than NFmin. Noise matching is achieved. Figure 11 shows a microphotograph of the LNA. The circuit with pads occupies an area of $915 \times 1054 \mu m^2$.

3.2. Measured results

In Fig. 12, it can be obtained that the input matching S_{11} is below -10 dB from 2.4 to 2.4835 GHz. It also can be seen that the output matching S_{22} is below -10 dB. Output matching is also achieved.




Fig. 12. Measured S-parameter.




Fig. 13. Measured noise figure.




Fig. 14. Input 1-dB compression point of the LNA.

The power gain and the reverse isolation are shown in Fig. 12. The maximum power gain is 14.12 dB @ 2.442 GHz, and the reverse isolation is below -38.9 dB.

Figure 13 shows the noise figure of the proposed LNA. It can be seen that the minimum value is 1.96 dB and the maximum one is 2.53 dB, NF in most of frequency range is below

Table 1. Performances comparison of low voltage and low power.

Parameter	Gain (dB)	NF (dB)	P_{1dB} (dBm)	Freq (GHz)	P_{DC}^* (mW)	V_{DD} (V)	FOM
Ref. [6]	15	2	-14	2.4	12	1	0.43
Ref. [7]	9.2	4.5	-27	5	0.9	0.6	0.05
Ref. [8]	10.3	5.3	-22	5.1	1.03	0.4	0.14
Ref. [9]	10	3.37	-18	5.2	1.08	0.6	0.57
This work	14.13	2	-19.9	2.4	1.5	0.5	0.72

* P_{DC} of single-ended topology.

2.3 dB.

Figure 14 shows the input 1-dB compression point, which is -19.9 dBm.

To compare the overall performances of the proposed LNA with the previous published very low voltage LNA shown in Table 1, we have used the figure of merit (FOM) given in Eq. (11), which includes the effect of amplifier gain, noise figure, linearity (P_{1dB}), operation frequency, and DC power consumption (PDC). This LNA has the best overall figure of merit (FOM) among recently published low power CMOS LNAs.

$$\text{FOM}[\text{GHz}] = \frac{\text{GAIN}(\text{abs})P_{1\text{dB}}(\text{mW})\text{Freq}(\text{GHz})}{(\text{NF} - 1)(\text{abs})P_{\text{DC}}(\text{mW})}. \quad (20)$$

4. Conclusion

The half part of the proposed LNA structure is analyzed in this paper, including input power matching, the effect of L_1 's parasitic resistance and noise matching. In addition, a new optimization technology for the folded cascode LNA is also given. The LNA achieves good performance at an ultra-low voltage of 0.5 V, consuming a DC power of 3 mW, showing a power gain of 14.13 dB and 1.96 dB NF. The performances of the proposed LNA are suitable for WSN applications.

References

- [1] Telli A, Askar M. CMOS LNA design for LEO space S-band applications. *IEEE Can Conf Electr Comput Eng*, 2003: 27
- [2] Lee T H. *The design of CMOS radio frequency integrated circuits*. Cambridge, UK: Cambridge University Press, 1998: 197
- [3] Hsiao C L, Weng R M, Lin K Y. A 0.6 V CMOS low noise amplifier for 2.4 GHz application. *IEEE Asia-Pacific Conference on Circuit and System*, December 2004: 277
- [4] Nguyen T K, Kin C H, Ihm G J, et al. CMOS low-noise amplifier design optimization techniques. *IEEE Trans Microw Theory Tech*, 2004, 52(5): 1433
- [5] Li Zhiquan, Chen Liang, Hao Zhang. Design and optimization of CMOS LNA with ESD protection for 2.4 GHz WSN application. *Journal of Semiconductors*, 2011, 32(10): 15004
- [6] Xuan K, Tsang K F, Lee W C. 0.18 μm CMOS dual-band low-noise amplifier for ZigBee development. *Electron Lett*, 2010, 46(1): 85
- [7] Hsieh H H, Lu L H. Design of ultra-low-voltage RF frontends with complementary current-reused architectures. *IEEE Trans Microw Theory Tech*, 2007, 55(7): 1445
- [8] Wu D, Huang R, Wong W, et al. A 0.4-V low noise amplifier using forward body bias technology for 5 GHz application. *IEEE Microw Wireless Compon Lett*, 2007, 17(7): 543
- [9] Hsieh H H, Wang J H, Lu L H. Gain-enhancement techniques for CMOS folded cascode LNAs at low-voltage operations. *IEEE Trans Microw Theory Tech*, 2008, 56(8): 1807