

High voltage SOI LDMOS with a compound buried layer*

Luo Xiaorong(罗小蓉)^{1,2,†}, Hu Gangyi(胡刚毅)¹, Zhou Kun(周坤)², Jiang Yongheng(蒋永恒)², Wang Pei(王沛)², Wang Qi(王琦)², Luo Yinchun(罗尹春)², Zhang Bo(张波)², and Li Zhaoji(李肇基)²

¹Science and Technology on Analog Integrated Circuit Laboratory, Chongqing 400060, China

²State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054 China

Abstract: An SOI LDMOS with a compound buried layer (CBL) was proposed. The CBL consists of an upper buried oxide layer (UBOX) with a Si window and two oxide steps, a polysilicon layer and a lower buried oxide layer (LBOX). In the blocking state, the electric field strengths in the UBOX and LBOX are increased from 88 V/ μm of the buried oxide (BOX) in a conventional SOI (C-SOI) LDMOS to 163 V/ μm and 460 V/ μm by the holes located on the top interfaces of the UBOX and LBOX, respectively. Compared with the C-SOI LDMOS, the CBL LDMOS increases the breakdown voltage from 477 to 847 V, and lowers the maximal temperature by 6 K.

Key words: SOI; electric field; specific on-resistance; breakdown voltage

DOI: 10.1088/1674-4926/33/10/104003

EEACC: 2560B; 2560P

1. Introduction

Silicon-on-insulator (SOI) devices suffer a low breakdown voltage (BV) and self-heating effect (SHE). The BV is determined by the minimum of the lateral BV (BV_{lat}) and the vertical BV (BV_{ver}). An effective method to enhance the BV_{ver} is to increase the electric field (E-field) strength in the buried dielectric^[1–5]. Junction termination and RESURF technologies can improve the BV_{lat} ^[6]. The Si window can improve the BV and alleviates the SHE in partial SOI devices^[7–9].

A novel compound buried layer (CBL) SOI LDMOS is proposed in this paper. The compound buried layer mainly improves the BV_{ver} by collecting the charges on the interfaces; and the RESURF and the field plates enhance the BV_{lat} . Furthermore, the CBL SOI devices can reduce the SHE owing to the Si window.

2. Structure and mechanism

Figure 1 is the schematic cross section of an n-channel CBL SOI LDMOS. The compound buried layer (CBL) consists of a UBOX layer with a Si window and two oxide steps, a polysilicon layer and an LBOX layer. H , L_1 and L_2 are the height and widths of the two oxide steps, respectively. L_W is the Si window width. L_3 is the length of the oxide trench on the right UBOX. L is the length of the left UBOX. $t_{1,U}$ and $t_{1,L}$ are the thicknesses of the UBOX and LBOX, respectively. t_S is the thickness of the SOI layer. The x - and y -direction are given in Fig. 1.

In high voltage blocking state, a high positive voltage is applied to the drain while the source, gate and substrate are grounded, and the inversion-layer holes are formed on the top interfaces of the UBOX and LBOX. The oxide steps prevent

partial extraction of the holes on the UBOX by the source, and the UBOX prevents from extracting holes on the LBOX. Consequently, holes are located on these interfaces as shown in Fig. 1(b), and thus, the E-field strengths in the UBOX and LBOX are enhanced. $E_{1,U}$ and $E_{1,L}$ denote the E-field strengths of the UBOX and LBOX. They are written as:

$$E_{1,U} = (E_S \varepsilon_S + q Q_{1,U}) / \varepsilon_1, \quad (1)$$

$$E_{1,L} = (E_P \varepsilon_S + q Q_{1,L}) / \varepsilon_1, \quad (2)$$

where E_S and E_P are the E-field strengths of the Si and polysilicon in the Si/UBOX and polysilicon/LBOX interfaces, respectively. ε_S and ε_1 are the permittivities of Si and SiO_2 ; $Q_{1,U}$ and $Q_{1,L}$ are the hole charge densities on the top interfaces of the UBOX and LBOX. If breakdown occurs at O point, the BV is approximately expressed as:

$$BV = E_{S,C} (0.5t_S + \varepsilon_S t_{1,U} / \varepsilon_1) + (t_{1,U} q Q_{1,U} + t_{1,L} q Q_{1,L}) / \varepsilon_1. \quad (3)$$

$E_{S,C}$ is the Si critic field. E_P can be ignored (as seen in Fig. 3(a)) because the high density holes ($Q_{1,L}$) on the LBOX top interface shield the polysilicon layer from the E-field.

For the C-SOI, the holes on the BOX top interface are extracted by source and holes are ignored, and the E-field strength of the BOX is $E_1 = E_{S,C} \varepsilon_S / \varepsilon_1$. The BV of the C-SOI with a BOX thickness $t_1 = (t_{1,U} + t_{1,L})$ is thus written as:

$$BV = E_{S,C} [0.5t_S + \varepsilon_S (t_{1,U} + t_{1,L}) / \varepsilon_1]. \quad (4)$$

3. Results and discussion

Figure 2 shows hole concentration distributions on the top interfaces of the UBOX and LBOX in the CBL SOI, and the

* Project supported by the National Natural Science Foundation of China (Nos. 61176069, 60976060) and the National Key Laboratory of Analog Integrated Circuit, China (No. 9140C090304110C0905).

† Corresponding author. Email: xrluo@uestc.edu.cn

Received 15 March 2012, revised manuscript received 1 May 2012




Fig. 1. Schematic cross sections of (a) CBL SOI LDMOS and (b) hole distribution in the CBL SOI LDMOS.




Fig. 2. Hole concentration distributions (a) on the UBOX top interface of CBL SOI and in the BOX top interface of C-SOI under the drain, and (b) on the top interfaces of the LBOX and BOX in the x -direction.




Fig. 3. (a) E-field distributions and (b) potential distributions in the y -direction under the drain end ($x = 79 \mu\text{m}$).

BOX top interface in the C-SOI. Under the drain, the hole concentration on the UBOX increases from below 10^{14} cm^{-3} of the C-SOI to 10^{17} cm^{-3} order of magnitude in Fig. 2(a); the hole concentration on the LBOX is 10^{18} cm^{-3} order of magnitude in Fig. 2(b). The thickness of the inversion layer is $0.1 \mu\text{m}$

and the hole concentration linearly decreases with the distance from the UBOX or LBOX in the inversion layer, and thus, the $Q_{L,U}$ and $Q_{L,L}$ are 10^{11} cm^{-2} and 10^{12} cm^{-2} order of magnitude by simulation. Figure 3 shows the E-field and potential distributions in the y -direction. $E_{L,U}$ increases to 1.63×10^6

V/cm of the CBL SOI from 8.8×10^5 V/cm of the BOX in the C-SOI; especially, $E_{I,L}$ reaches 4.6×10^6 V/cm. The increases in $E_{I,U}$ and $E_{I,L}$ enhance the voltages sustained by the UBOX and LBOX, denoted by $V_{I,U} (= E_{I,U} \times t_{I,U})$ and $V_{I,L} (= E_{I,L} \times t_{I,L})$, as seen in Fig. 3(b). $BV = V_S + V_{I,U} + V_{I,L}$ for the CBL SOI LDMOS while $BV = V_I + V_S$ for the C-SOI, where V_S and V_I are the voltages sustained by the SOI layer and BOX.

Figure 4 shows the eqi-potential contours. The right oxide trench on the UBOX collects holes and thus increases the E -field strength in the dot line rectangle in Fig. 4(a) in comparison with that in Fig. 4(b). Owing to lack of the UBOX and oxide steps, the potential drop in the dot line rectangle of Fig. 4(b) is much less than that of Fig. 4(a). Figure 4(c) shows the surface field distribution for CBL SOI and C-SOI. Without the UBOX and oxide steps, the lateral E -field at source side is very low. The equi-potential contours distribution and the surface electric field of the CBL SOI are more uniform than those of the conventional SOI in Figs. 3 and 4. Therefore, the average E -field strength in the lateral is enhanced and thus improves the BV_{lat} . Figures 3 and 4 demonstrate that the CBL SOI reshapes the vertical and lateral E -field distributions and thus improves both the BV_{lat} and the BV_{ver} .

Figure 5(a) shows the dependence of the BV and specific on-resistance ($R_{on,sp}$) on H , L_1 and L_2 at $L_W = 16 \mu\text{m}$ and $L = 30 \mu\text{m}$, where the location and the length of the Si window are fixed while the L_1 and L_2 lengthen/shorten to the source and drain, respectively. Figure 5(b) is the E -field distribution in the y -direction. $Q_{I,U}$, and thus $E_{I,U}$ as well as $V_{I,U}$, increase with the increases in H and L_2 . However, most potential contours are located within the right oxide step and the UBOX, the voltage drops across the SOI layer (denoted by V_S) and the LBOX ($V_{I,L}$) therefore decrease for the large L_2 and H values. So BV firstly increases and then decreases. L_1 has little influence on BV. The high H narrows the current path, leading to a high $R_{on,sp}$. The optimal value of H is $2 \mu\text{m}$ taking a trade-off between BV and $R_{on,sp}$ into consideration. For a large L_2 value, the space of the SOI layer is compacted and thus the optimal N_d increases, resulting in a decrease in the $R_{on,sp}$. The L_2 of $20 \mu\text{m}$ is optimal.

Figure 6(a) shows the influences of L and L_W on BV, and Figure 6(b) is the E -field distributions in the y -direction, where $L_1 = 14 \mu\text{m}$, $L_2 = 20 \mu\text{m}$ and $H = 2 \mu\text{m}$. The inset in Fig. 6(b) is the potential distribution under the source. The potentials at O_1 , O_2 and O_3 are the same, and the potential at O_3 is equal to the value of the $V_{I,L}$ (as seen in Fig. 4(a)), which is also shown in the inset figure. In Figs. 6(a) and 6(b), as the L increases, the potential at O_1 , and thus, $E_{I,L}$ and $V_{I,L}$ increase. The increase in L or L_W actually causes a decrease in L_3 , resulting in an increase in the $Q_{I,U}$, $E_{I,U}$ and $V_{I,U}$ hence increase; V_S nevertheless decreases for large L and L_W , owing to the reduction of space to include potential contours for the SOI layer with a decreasing L_3 . Therefore, the BV firstly increases and then decreases with L and L_W . The optimal structure parameters are $L_W = 16 \mu\text{m}$ and $L = 30 \mu\text{m}$. It can be concluded that the location of O_1 and the length of L_3 affect BV significantly.

Figure 7(a) shows the surface temperature profiles at $V_d = 10$ V or 20 V and $V_g = 15$ V. The temperature of CBL SOI is lower than that of C-SOI, especially at the high V_d . The maximal temperature (T_{max}) for CBL SOI is lowered by 6 K than




Fig. 4. Eqi-potential contours (20 V/contour) of (a) CBL SOI and (b) C-SOI LDMOSFETs. (c) Surface electric field distribution.

that of the C-SOI at $V_d = 10$ V and $V_g = 15$ V, owing to both the Si window on the UBOX and the thin LBOX alleviating the self-heating effect. Figure 7(b) demonstrates the BV and T_{max} as the function of t_{I1} or t_{ox} for CBL SOI and C-SOI. The BV and T_{max} increase with the increase in t_{I1} or t_{ox} , while the T_{max} increases slowly for the CBL SOI compared with that of the C-SOI. Therefore, the CBL SOI is more suitable for high




Fig. 5. (a) Dependences of BV and R_{on} on H , L_1 and L_2 . (b) Influences of H and L_2 on the E-field distribution under the drain.




Fig. 6. (a) Influences of L and L_w on BV ($BV = V_S + V_{I,U} + V_{I,L}$). (b) Influences of L and L_w on the E-field distributions at the drain end ($x = 79 \mu$ m). The inset figure is the potential distribution under the source ($x = 0.1 \mu$ m).




Fig. 7. (a) Surface temperature profiles at $V_d = 10$ V or 20 V and $V_g = 15$ V. (b) T_{max} as a function of t_{i1} for CBL SOI and t_{ox} for C-SOI at $V_d = 10$ V and $V_g = 15$ V ($t_{i2} = 0.5 \mu$ m for CBL SOI).

temperature and high voltage applications.

The key processes of the CBL SOI wafer are given as follows: device wafer: oxidation and Si₃N₄ deposition, photolithography and etch twice to form Si trenches, followed by local thermal oxidation and the deposition of SiO₂ to form oxide steps and UBO, polysilicon deposition and planarization; handle wafer: oxidation; bonding and thinning, in which two-sided photolithography is used three times to transfer alignment marks of the buried patterns to the device wafer surface. The LDMOS on the CBL SOI wafer is fabricated by using the standard MOS process.

4. Conclusion

An SOI high-voltage LDMOS with a compound buried layer is proposed. The BV for the CBL SOI LDMOS increases from 477 V of the C-SOI to 847 V due to the holes located on the interfaces of the UBOX and LBOX. The maximal temperature for the CBL SOI is lowered by 6 K than that of the C-SOI. The CBL SOI devices proposed are suitable for high voltage or high power applications.

References

[1] Merchant S, Arnold E, Baumgart H, et al. Realization of high

breakdown voltage (> 700 V) in thin SOI devices. Proc ISPSD, 1991: 31

[2] Nakagawa A, Yasuhara N, Baba Y. Breakdown voltage enhancement for devices on thin silicon layer/silicon dioxide film. IEEE Trans Electron Devices, 1991, 38(7): 1650

[3] Xiaorong Luo, Zhang B, Li Z J. A novel 700-V SOI LDMOS with double-sided trench. Electron Device Lett, 2007, 28(5): 422

[4] Funaki H, Yamaguchi Y, Hirayama K, et al. New 1200 V MOS-FET structure on SOI with SIPOS shielding layer. Proc ISPSD, 1998: 25

[5] Luo X R, Zhang B, Li Z J. A new structure and its analytical model for the electric field and breakdown voltage of SOI high voltage device with variable-*k* dielectric buried layer. Solid-State Electron, 2007, 51(3): 493

[6] Duan Baoxing, Li Zhaoji, Zhang Bo, et al. Breakdown voltage analysis for buried air PSOI structure. Chinese Journal of Semiconductors, 2005, 26(9): 1818

[7] Udrea F, Milne W, Popescu A. Lateral insulated gate bipolar transistor (LIGBT) structure based on partial isolation SOI technology. Electron Lett, 1997, 33(10): 907

[8] Ren C H, Cai J, Liang Y C, et al. The partial silicon-on-insulator technology for RF power LDMOSFET devices and on-chip microinductors. IEEE Trans Electron Devices, 2002, 49(12): 2271

[9] Tadikonda R, Hardikar S, Narayanan E M S. Realizing high breakdown voltages (> 600 V) in partial SOI technology. Solid-State Electron, 2004, 48(9): 1655