Design and implementation of a 3-A source and sink linear regulator for bus terminators*

Li Yanming(李演明)^{1,†}, Mao Xiangyu(毛翔宇)², Wen Changbao(文常保)¹, and Wen Limin(温立民)¹

¹School of Electronic and Control Engineering, Chang'an University, Xi'an 710064, China
 ²Institute of Electronic CAD, Xidian University, Xi'an 710071, China

Abstract: According to the requirements of the bus terminal regulator, a linear regulator with 3-A source-sink current ability is presented. The use of the NMOS pass transistor and load current feedback technique enhances the system current ability and response speed. The method of adaptive zero compensation realizes loop stability over the whole load range for either source or sink loop. Furthermore, the transconductance matching technique reduces the shoot-through current through the output stage to less than 3 μ A. The regulator has been fabricated with a 0.6- μ m 30 V BCD process successfully, and the area size is about 1 mm². With a 20 μ F output capacitor, the maximum transient output-voltage variation is within 3.5% of the output voltage with load step changes of $\pm 2 \text{ A}/1 \mu$ s. At the load range of ± 3 A, the variation of output voltage is less than $\pm 15 \text{ mV}$.

Key words:bus termination regulator;linear regulator;fast response;power management ICDOI:10.1088/1674-4926/33/10/105011EEACC:1280;2570D;2570P

1. Introduction

So far, linear regulators, especially the low dropout linear regulators (LDO) are widely used in a variety of electronic systems due to their low noise and small size. Large output current and fast transient response has fueled the growth of the linear regulator due to its many advantages^[1-4]. Computer systems usually use an electronic bus to communicate signals between various computing devices such as a processor, a memory and input/output (I/O) devices, and the signals are typically driven on the bus by drivers incorporated into each of the computing devices connected thereto. There are two kinds of bus terminators: passive terminators and active terminators. Passive terminators are rarely used because of their power dissipation issue and variation of Thevenin voltage with power supply. On the contrary, due to overcoming the shortcomings of passive terminators, the active terminators have been widely used^[5-7].

As active terminators can both pull and push currents, we need a voltage regulator that can source and sink current at a regulation node while providing a regulated voltage at the regulation node. A synchronous switching regulator can be used but it needs a complex circuit, thus increasing the cost, and it may also introduce additional switching noise. A linear regulator is an ideal selection for the bus terminal regulator because of its lower noise, lower cost, and faster transient response^[5–11].

The output current of a bus termination regulator depends on computing device processing. Due to the rapid increase of the processing rate in digital systems, the requirement for the transient response of bus termination regulators is becoming more important. According to this bus termination regulator demand, a linear regulator with high response speed and 3A source-sink current ability is proposed in this paper.

2. System design

Figure 1 gives the system structure of the proposed bus termination linear regulator. In order to provide a normal power supply for different bus termination applications, the regulator is designed to output from 0.5 to 2.5 V. As is well known, the power loss of a linear regulator is proportional to the dropout voltage, which limits the output loading capability. In the proposed circuit, an independent power input pin VIN is introduced to reduce the drop-out voltage and guarantee the enough loading capability which can be given a lower power supply without the limitations of minimum operating voltage.

As is shown in Fig. 1, MP1, MP2 are the pass transistors of the source and sink loops, respectively. A buffered stage is applied to drive the gate of the pass transistor. Because of its lower output impedance, the buffered stage helps to eliminate the impact to loop stability caused by the parasitic pole at the gate of the pass transistor^[12]. The source compensation network is composed of R_{C1} , C_{C1} , and the sink compensation network is composed of R_{C2} , C_{C2} . Because R_{C1} and R_{C2} vary with the load current, the frequency compensation networks of the sink and source loops are adaptive. This adaptive frequency compensation is very useful to eliminate the bad impact on loop stability attributed by load current variation. In addition, the source and sink loops use the same differential input pair. It not only simplifies the circuit design, but also achieves better circuit matching.

It is critically important to control the DC biased current in

† Corresponding author. Email: ymli@chd.edu.cn Received 21 March 2012, revised manuscript received 19 April 2012

^{*} Project supported by the National Natural Science Foundation of China (Nos. 60806043, 60806009), the Special Fund for Basic Scientific Research of Central Colleges Chang'an University, China (No. CHD2010JC077), and the Key Laboratory Foundation of Shaanxi Engineering and Technique Research Center for Road and Traffic Detection, China.






Fig. 1. System structure of the proposed source-sink regulator.





(b)

Fig. 2. Loop small-signal model. (a) Source loop. (b) Sink loop.

the output stage for the source-sink structure. In the proposed circuit, a smaller DC biased current in output stage is gained by a transconductance matching technique with a smaller input offset voltage.

3. Loop stability analysis

The small-signal equivalent-circuit model of the proposed

source-sink regulator is illustrated in Fig. 2. As the source and sink loops do not work simultaneously, they will be analyzed separately. For the source loop, the dominant pole is determined by C_{C1} and the output impedance of the error amplifier stage, r_{011} . The output capacitor C_0 and the output equivalent impedance $r_{OP1}//R_L$ form the second pole. C_{C1} and R_{C1} form an adaptive zero with a load current to maintain enough phase margin. Furthermore, the output impedance of the buffer stage




Fig. 3. Source-sink linear regulator circuit.

and capacitor C_{P12} create a pole at high frequency which is pushed outside the unity-gain frequency (UGF) by the lower output impedance. Based on the above analysis, the open-loop transfer function of the source loop can be expressed as

$$H(S) = g_{m(EA)}r_{O11}g_{mP1}r_{OP1} (1 + sR_{C1}C_{C1}) (1 + sR_{ESR}C_{O})$$

$$\times \{(1 + sr_{O11}C_{C1})[1 + s(r_{OP1}//R_{L})C_{O}](1 + sC_{P12}/g_{m12})\}^{-1},$$
(1)

where $g_{m(EA)}$, g_{mp1} are the transconductance of the error amplifier stage and the pass transistor; r_{o11} , r_{o12} , and r_{oP1} are the output impedance of first gain stage, second gain stage, and the pass transistor, respectively; C_{C1} and C_{P12} are the node capacitors of the first stage and second stage; R_{ESR} is the equivalent series resistance (ESR) of the output capacitor and R_L is the loading resistance. From Eq. (1), the poles and zeros can be described as

$$\begin{cases}
P_{1} = \frac{1}{r_{O11}C_{C1}}, \\
P_{2} = \frac{1}{(r_{OP1}//R_{L})C_{O}}, \\
= \left[\sqrt{2\mu_{n}C_{OX}}\left(\frac{W}{L}\right)_{MP1}I_{L} + \frac{1}{R_{L}}\right]/C_{O}, \quad (2) \\
P_{3} = g_{m12}/C_{P12}, \\
Z_{1} = 1/(r_{O11}C_{C1}), \\
Z_{2} = 1/(R_{ESR}C_{O}),
\end{cases}$$

where $I_{\rm L}$ represents the load current. P_2 is a pole related to

the load current which is at relatively high frequency with a heavy load, while is at relatively low frequency with light load. The buffer stage is utilized to push P_2 outside UGF, thus the compensation zero produced by the output capacitor's ESR is not necessary. So the system loop only has two poles and one zero before UFG which ensures that the system loop is stable.

The sink loop is similar to the source loop, and then its open-loop transfer function can be expressed as

$$H(S) = g_{m(EA)}r_{O21}g_{mP2}r_{OP2}(1 + sR_{C2}C_{C2})(1 + sR_{ESR}C_{O})$$

$$\times \{(1 + sr_{O21}C_{C2})[1 + s(r_{OP2}//R_{L})C_{O}](1 + sC_{P22}/g_{m22})\}^{-1}.$$
(3)

From Eq. (3), the poles and zeros can be described as

$$\begin{cases}
P_{1} = \frac{1}{r_{O21}C_{C2}}, \\
P_{2} = \frac{1}{(r_{OP2}//R_{L})C_{L}} = \left(\lambda I_{L} + \frac{1}{R_{L}}\right)/C_{L}, \\
P_{3} = g_{m22}/C_{P22}, \\
Z_{1} = 1/(r_{O21}C_{C2}), \\
Z_{2} = 1/(R_{ESR}C_{O}).
\end{cases}$$
(4)

4. Circuit design

Figure 3 gives the actual circuit of the proposed linear regulator. M1–M8 comprise the operational transconductance amplifier (OTA) in the source loop, and M1–M4, M11–M14 comprise the OTA in the sink loop. M9, M10, M15 and M16 form the buffered stage to drive the gate of the pass transistor in the source and sink loops. Taking into account the poor current capacity of a PMOS transistor, especially in low supply voltage, NMOS pass transistors are selected in the source and sink loop. In the source loop, the NMOS transistor also provides a faster response speed than the PMOS due to its low output impedance.

MS1, M21–M29, M35, and M36 comprise the load current sensing circuit in the source loop. In order to weaken the impact on current sensing caused by the effect of channel length modulation, V_{TTIN} is transferred to the drain of the sensing transistor through two NMOS V_{GS} and a single stage follower formed by M21–M23. The simulation results show that VTTIN voltage can be followed to the drain of MS1 within 200 mV, whose impact on current sensing can be neglected. Similar to the source loop, MS1, M37–M39 and M42–M49 comprise the load current sensing circuit in the sink loop. Furthermore, the load current sensing circuit can still work well even at low input and output voltage.

The current sensing circuit has three functions. First, it is used to realize output current limiting. Second, it forms adaptive frequency compensation to eliminate the effect on loop stability caused by load current variation. Third, it provides a dynamic bias current corresponding to the load current to enhance the loop's response speed.

M27, M30, M31, C_{CS1} , and R_{CS1} form the current limit circuit of the source loop. The load sensing current and the reference current is compared through M27 and M30, and the voltage of pass transistor's gate is regulated by M31. In case of overloading, the pass transistor will be current modulated by the current limit loop. C_{CS1} is a Miller compensation capacitor of the common source stage which is introduced to cancel the right half plane (RHP) zero in M31. The current limit circuit of the sink loop is similar to the source loop and is comprised by M47, M40, M41, C_{CS2} , and R_{CS2} .

In the regulator system, load current variation may have bad influence on the loop stability. In the proposed linear regulator, the problem has been effectively resolved by creating adaptive zero compensation varying with load current. As shown in Fig. 3, M18 and M20 operate in the deep triode region and the on-resistance of M18 is approximated to be

$$R_{\rm DS(M18)} = \frac{1}{\mu_{\rm n} C_{\rm OX} \left(\frac{W}{L}\right)_{\rm M18} (V_{\rm GS} - V_{\rm TH})} = \frac{1}{\sqrt{2k_1^2 \mu_{\rm n} C_{\rm OX} \left(\frac{W}{L}\right)_{\rm M17} I_{\rm D(M17)}}},$$
(5)

where $k_1 = [(\frac{W}{L})_{M18}]/[(\frac{W}{L})_{M17}]$. Actually, the current $I_{D(M17)}$ is the sensing current, and it can be written as

$$I_{\rm D(M17)} = k_2 I_{\rm L}.$$
 (6)

Substituting it into Eq. (5), we get the following equation

$$R_{\rm DS(M18)} = \frac{1}{\sqrt{2k_1^2 \mu_{\rm n} C_{\rm OX} \left(\frac{W}{L}\right)_{\rm M17} I_{\rm L}}} = \frac{k}{\sqrt{I_{\rm L}}}, \quad (7)$$

where $k = \frac{1}{\sqrt{2k_1^2 \mu_n C_{OX}(\frac{W}{L})_{M17}}}$. Equation (7) illustrates that the on-resistance of M18 is inversely proportional to the square




Fig. 4. Micrograph of the proposed linear regulator.

root of load current. Thus the adaptive zero formed by C_{C1} and R_{C1} can be described as

$$Z_1 = \frac{1}{(R_{\rm C1}//R_{\rm DS(M18)})C_{\rm C1}}.$$
(8)

In the same way, we can obtain the adaptive compensation equations in the sink loop as follows

$$\begin{cases} R_{\rm DS(M20)} = \frac{k'}{\sqrt{I_{\rm L}}}, \\ Z_2 = \frac{1}{(R_{\rm C2}//R_{\rm DS(M20)})C_{\rm C2}}, \end{cases}$$
(9)

where k' can be considered as a constant which is similar to k in Eq. (7). Actually, R_{C1} and R_{C2} can be adjusted to optimize adaptive frequency compensation.

The output stage of the sink-source regulator is equivalent to class AB operational amplifier topology. So control of the output stage DC current is critically important^[13, 14]. As is presented in Fig. 3, in order to ensure that MP1 and MP2 do not work simultaneously, there must be a DC bias offset voltage at the two-output stage of the OTA. The forced DC bias offset voltage must be controllable and relatively fixed. In the proposed design, the fixed offset voltage is gained by changing the proportion of the OTA's current mirrors. Depended on the matching of current mirrors, this method is relatively reliable. To achieve this, we may set the ratio of the OTA's current mirrors as below

$$\frac{\left(\frac{W}{L}\right)_{M6}}{\left(\frac{W}{L}\right)_{M4}} > \frac{\left(\frac{W}{L}\right)_{M8}}{\left(\frac{W}{L}\right)_{M7}}, \quad \frac{\left(\frac{W}{L}\right)_{M14}}{\left(\frac{W}{L}\right)_{M3}} > \frac{\left(\frac{W}{L}\right)_{M13}}{\left(\frac{W}{L}\right)_{M12}}.$$
 (10)

The currents in M6 and M14 are bigger than that in M8 and M13. In balanced state, the mismatch in OTA's current mirrors will produce an offset voltage at differential input. Only when the input error voltage rises to a certain level, can the pass transistor be turned on. In the actual circuit, the ratio of the OTA's current mirrors is designed as




Fig. 5. Frequency response of the source loop.




Fig. 6. Frequency response of the sink loop.

$$\frac{\left(\frac{W}{L}\right)_{M6}}{\left(\frac{W}{L}\right)_{M4}}:\frac{\left(\frac{W}{L}\right)_{M8}}{\left(\frac{W}{L}\right)_{M7}}=\frac{\left(\frac{W}{L}\right)_{M14}}{\left(\frac{W}{L}\right)_{M3}}:\frac{\left(\frac{W}{L}\right)_{M13}}{\left(\frac{W}{L}\right)_{M12}}=40:38.$$
(11)

The offset current in OTA's current mirrors is about 2 μ A, and the impedance of the output stage is nearly 500 k Ω . So the offset voltage at the output stage is approximately is 1 V. Furthermore, the OTA gain is 500, thus the equivalent input




Fig. 7. Source loop current limit tested waveform.




Fig. 8. Sink loop current limit tested waveform.

offset voltage is ± 5 mV.

5. Design realization and experimental results

The presented linear regulator with 3-A source-sink current capacity has been integrated into a DDR memory power management IC with 0.6- μ m 30 V BCD process successfully. Figure 4 shows the micrograph of the proposed regulator. The total area size is about 1 mm². The white frames indicate the location of two pass transistors, the error amplifier, and the current limit circuit in the layout.

In the testing and verification, the following parameters are used unless otherwise stated: $V_{CC} = 5$ V, $V_{IN} = 1.8$ V, $V_{TT} = 0.9$ V, $C_{IN} = 10 \ \mu\text{F}$, $C_{OUT} = 20 \ \mu\text{F}$. Frequency responses of the source and sink loops with different loads are shown in Figs. 5 and 6. The simulation results show that both the source and sink loops maintain the UGF between 70 to 800 kHz and the phase margin is about 60 degrees or more with the load ranging between 1 mA and 3 A. Figures 7 and 8 give the test waveforms of the current limit circuit in source and sink loops,




Fig. 9. Load transient response.




Fig. 10. Output voltage versus load current.

which shows the current is restricted at nearly 4.3 A and the current limiting response is stable. Figure 9 shows the waves of load transient response. The maximum over-shoot voltage variation is less than 30 mV with 2.5 A sink current steps to 2.5 A source current in 1 μ s with 20 μ F output capacitor.

Figure 10 illustrates the load regulation performance with 0.9 V output voltage and 1.8 V, 1.5 V, 1.2 V input voltages, respectively. From the data curve, it can be see that the offset voltage with no load is about ± 5 mV and the load regulation is about 10 mV/A. In addition, when the loading is over 2 A, the output voltage of source loop with 1.2 V input rapidly decreases, which is caused by the drop-out voltage limit. Figure 11 gives the curve of ground current versus load current. It is observed that the quiescent current is linearly increased with the increase of load current. The minimum value is about 350 μ A at no load and the maximum is about 1 mA at 3-A load.

6. Conclusion

A linear regulator applicable to the bus terminal supply with high response speed and 3-A source-sink current ability has been designed and implemented. The use of an NMOS pass transistor not only guarantees output current capacity with low input voltage, but also improves the response speed of the regulator. The load current feedback technique and adaptive zero




Fig. 11. Ground current versus load current.

compensation realizes loop stability over the whole load range for either the source or sink loop. In addition, the transconductance matching technique solves the conflict between the DC current of the output stage and the intrinsic offset voltage of the input stage. This regulator has already been integrated in a DDR memory power management IC and been fabricated with 0.6- μ m 30 V BCD process successfully. Test results show that the variation of output voltage is less than ±15 mV at the load range of ±3 A, the offset voltage is approximately ±5 mV, and that DC current of the output stage is less than 3 μ A. Moreover, the maximum transient output voltage is within ±30 mV with load step changes of ±2 A.

References

- Leung K N, Mok P K T. A capacitive-free CMOS low-dropout regulator with damping-factor-control frequency compensation. IEEE J Solid-State Circuits, 2003, 38(10): 1691
- [2] Lai X Q, Guo J P, Sun Z Z, et al. A 3-A CMOS low-dropout regulator with adaptive compensation. Analog Integrated Circuits and Signal Processing, 2006, 49(1): 5
- [3] Li Yanming, Lai Xinquan, Jia Xinzhang, et al. A fast transient response and low-quiescent current CMOS low-dropout regulator. Acta Electronica Sinica, 2009, 37(5): 1130
- [4] Ma Haifeng, Zhou Feng. Full on-chip and area efficient CMOS LDO with zero to maximum load stability using adaptive frequency compensation. Journal of Semiconductors, 2010, 31(8): 085006
- [5] Wallace D. Source and sink voltage regulator for terminators. United States Patent, No. 5608312, 1997
- [6] Wei D C, Chia J L, Chu Y S. Dual loop voltage regulation circuit of power supply chip. United States Patent, No. 2007/0001749, 2007
- [7] Chu Xiuqin, Li Qingwei, Lai Xinquan, et al. A 3 A sink/source current fast transient response low-dropout G_m driven linear regulator. Journal of Semiconductors, 2011, 32(6): 065002
- [8] CM3121 and CM3132 integrated DDR memory power ICs for consumer electronics and computing peripherals. California Micro Devices Corporation, [Online] available: http://www.cmd.com
- [9] 3-A sink/source DDR termination regulator. Texas Instruments, [Online] available: http://focus.ti.com
- [10] Chen Xiaofei, Zou Xuecheng. Low drop-out regulator based on BiCMOS. J Huazhong University of Sci &Tech (Nature Science

Edition), 2006, 34(5): 59

- [11] Ma Zhou, Guo Yang, Duan Zhikui, et al. A fast transient response low dropout regulator with current control methodology. Journal of Semiconductors, 2011, 32(8): 085007
- [12] Al-Shyoukh M, Lee H, Perez R. A transient-enhanced lowquiescent current low-dropout regulator with buffer impedance attenuation. IEEE J Solid-State Circuits, 2007, 42(8): 1732
- [13] Man T Y, Mok P K T, Chan M. A high slew-rate push-pull output amplifier for low-quiescent current low-dropout regulators with transient-response improvement. IEEE Trans Circuits Syst II: Express Briefs, 2007, 54(9): 755
- [14] Aloisi W, Di Cataldo G, Giustolisi G, et al. Design guidelines of CMOS class-AB output stages: a tutorial. Analog Integrated Circuits and Signal Processing, 2008, 56(3): 163