

# A digital prediction algorithm for a single-phase boost PFC\*

Wang Qing(王青)<sup>†</sup>, Chen Ning(陈宁), Sun Weifeng(孙伟锋), Lu Shengli(陆生礼),  
and Shi Longxing(时龙兴)

National ASIC System Engineering Research Center, Southeast University, Nanjing 210096, China

**Abstract:** A novel digital control algorithm for digital control power factor correction is presented, which is called the prediction algorithm and has a feature of a higher PF (power factor) with lower total harmonic distortion, and a faster dynamic response with the change of the input voltage or load current. For a certain system, based on the current system state parameters, the prediction algorithm can estimate the track of the output voltage and the inductor current at the next switching cycle and get a set of optimized control sequences to perfectly track the trajectory of input voltage. The proposed prediction algorithm is verified at different conditions, and computer simulation and experimental results under multi-situations confirm the effectiveness of the prediction algorithm. Under the circumstances that the input voltage is in the range of 90–265 V and the load current in the range of 20%–100%, the PF value is larger than 0.998. The startup and the recovery times respectively are about 0.1 s and 0.02 s without overshoot. The experimental results also verify the validity of the proposed method.

**Key words:** PFC; digital control; prediction; transient performance

**DOI:** 10.1088/1674-4926/33/12/125007

**EEACC:** 2570

## 1. Introduction

The switching power supply is widely used in electrical systems, industry, transport, and electrical appliances, which, however, leads to the decrease of input power factor and the increase of harmonic pollution on the power grid. For the reason that switching power supply has become the primary source of harmonic pollution, it is inevitable that power factor correction is applied. In the design process of power factor correction (PFC) converters, in addition to considering the system's stability, higher power factor (PF) with lower total harmonic distortion (THD) is more important in the control loop design.

In analog implementations of PFC converters, numerous control methods have been explored to improve system performance. The early passive PFC (PPFC), which uses an LC filter, has been abandoned because of its larger size and poor PF modulation. Now the active PFC (APFC) is widely adopted, which works at high frequency for small inductance and capacitance, and the PF value can be as high as 0.999. Dual-loop control technology is usually used to enhance the dynamic performance in a continuous current mode APFC, such as average/peak current control<sup>[1–5]</sup>, hysteresis control<sup>[6, 7]</sup>, etc. In addition, some non-linear control strategies are proposed to simplify the control strategy, such as the sliding mode variable structure control and deadbeat control. A novel control method—single-cycle control<sup>[8–10]</sup>—was proposed in the early 1990s by Smedley, which eliminated the need for input voltage sensing and the multiplier in current loop compensation in order to simplify the design complexity. The control strategies above have been confirmed as being effective for PFC systems and have been implemented in some typical prod-

ucts, such as ML4812 and UC3854 using dual-loop control, and IR1150 using single-cycle control.

However, the increased requirements in integration and cost cause some limitations in analog implementation strategies due to its poor anti-aging, anti-jamming, and relatively weak adaptability. Especially, once the circuit parameters changes, the control loop needs to be redesigned and complex control methods are also difficult or costly to be implemented. The employment of digital technology can overcome these problems, as it is more suitable for accomplishing the required control loop complex data processing and flexible algorithms required for enhancing performance. For example, the first digital control PFC chip, CS1500, uses a piecewise digital algorithm to provide the higher efficiency at full load, especially under a light load. Sampling data show that the efficiency of CS1500 is up to 93% at 10% load, which is far more superior to the maximum value 88% at the same load condition in the analog PFC. The number of external components is reduced by 30% or more, simplifying system design. In addition, the digital implementation with the help of EDA tools can greatly shorten the design cycle, which analog design cannot be comparable with.

However, directly realizing the analog scheme using digital technology will cause many problems. For instance, the basic multiplier, needed in the implementation of dual loop control strategies, will inevitably introduce a delay affecting the control effect, and at the core of the analog single-cycle PFC is a high-speed integrator which is more complicated to be implemented with a digital algorithm.

In this paper, a real-time predictive method based on a boost circuit structure is put forward in a digital controller. This method calculates the orbits of inductor current and out-

\* Project supported by the Natural Science Foundation of Jiangsu Province, China (Nos. BK2010167, BK2011059), the Program for New Century Excellent Talents in University, China (No. NCET-10-0331), and the Qing Lan Project.

<sup>†</sup> Corresponding author. Email: qingw@seu.edu.cn

Received 11 April 2012, revised manuscript received 24 June 2012

© 2012 Chinese Institute of Electronics




Fig. 1. The structure of a digital controlled boost converter with the proposed control method.

put voltage before the beginning of the next switching period based on the sampling input voltage, inductor current, output voltage, and the duty ratio in the current period, which enables the input current to track the input voltage better. The theory of the real-time prediction method and the treatment process are introduced in this paper. The simulation and experiment results in dynamic and steady states are shown and analyzed.

## 2. The idea of prediction method

In general, a digital control loop consists of analog-digital conversion (ADC), an algorithm controller, and a digital pulse width modulator (DPWM). Figure 1 shows the basic structure of a boost PFC converter with the prediction method of the digital control algorithm as an example.

For a given system, duty ratio is the unique controlled variable for system operation. Regardless of whether the power system is in a steady-state or a dynamic-state, the relationship of voltage and current abides by the same rules. According to the different state of the MOSFET, boost converters have two topologies. Because the inductor current cannot change instantaneously, the relationship is described by

$$\frac{di_L}{dt} = \frac{v_L}{L} = \begin{cases} \frac{v_{in} - v_o}{L}, & \text{MOSFET is off,} \\ \frac{v_{in}}{L}, & \text{MOSFET is on.} \end{cases} \quad (1)$$

If all the circuit parameters are determined, including constant switching frequency, inductor ( $L$ ), and output capacitor ( $C$ ), it is not difficult to estimate the output voltage and the inductor current of the next cycle according to Eq. (1). Detailed formulas and steps are as follows:

Step 1: the acquisition of the initial values, which includes: (1) some drivers' parameters such as load resistance ( $R_o$ ), inductance ( $L$ ), and capacitance ( $C$ ). (2) the duty ratio at current cycle  $d[k]$  and the samples of input voltage  $v_{in}(t)$ , output voltage  $v_o(t)$ , inductance current  $i_L(t)$  at current cycle, which are transformed into digital signals  $v_{in}[k]$ ,  $v_o[k]$ ,  $i_L[k]$ .

Step 2: The estimation of  $v_o[k + 1]$  and  $i_L[k + 1]$  at the next cycle by using the following formulas.

$$\begin{cases} i_L[k + 1] = i_L[k] + \frac{v_{in}[k]}{L}dT_s + \frac{v_{in}[k] - v_o[k]}{L}(1 - d)T_s, \\ v_o[k + 1] = v_o[k] + \frac{v_o[k]}{RC}dT_s + \frac{i_{av}[k] - v_o[k]/R}{L} \\ \quad \times (1 - d)T_s, \end{cases} \quad (2)$$

where the average current  $I_{av}[k]$  can be calculated by

$$i_{av}[k] = \frac{i_L[k] + 2\frac{v_{in}[k]}{L}dT_s + i_L[k + 1]}{4}. \quad (3)$$

When we estimate  $i_L[k+1]$  and  $v_o[k+1]$  of the next cycle, the curve trend can be estimated before it takes place. For an ideal steady-state PFC, the trend of  $i_L$  should track the sinusoidal waveforms of input voltage  $v_{in}$  and the output voltage  $v_o$  should be stable near the reference value. So in the process of a duty cycle acquisition, we can examine whether the curves of  $v_o[k]$ ,  $i_L[k]$  are in line with the expectations of the ideal system by simulation and computation, and thus further indicate the correctness and effectiveness of the duty cycle.

## 3. The specific implementation of the prediction algorithm

An assessment for a power system usually consists of two aspects, namely dynamic performance and steady performance<sup>[13-16]</sup>. The process of adjusting controlled parameters close to the expectation during the startup of a system or the response for the change of the load current/input voltage belongs to the dynamic state. Shorter response time and overshoot are expected in this process. When the output variable is near the expectation, the system enters into the steady state. The concerns of steady-state performance indexes vary from one system to another. In a converter system, ripple voltages are the most important indexes. While for a PFC system, the PF value is the most important. Therefore, for a PFC system, an optimal control should meet both fast transient response and high PF value in different cases. Two different control algo-




Fig. 2. Flow chart of the proposed prediction algorithm using a PFC.

gorithms should be designed separately in the dynamic state and the steady state.

For a boost PFC system, the dynamic algorithm aims at making output voltage  $v_o(t)$  achieve the expected value as fast as possible at different cases. The input voltage after the rectifier bridge is a half-sinusoidal waveform, and  $v_o(t)$  varies quickly near the input voltage's peak point where the larger duty ratio provided by the dynamic algorithm is needed to increase inductor current and improve transient response.

The steady algorithm has two characteristics. One is to keep output voltage  $v_o(t)$  around the expectation, the other is to let inductor current  $i_L(t)$  track input voltage  $v_{in}(t)$  synchronously to obtain a better PF value. According to the phase and amplitude of  $v_{in}(t)$ , the most accurate value of  $i_L[k+1]$  that tracks  $v_{in}[k+1]$  at the next cycle can be estimated easily by the

proposed prediction method, and the duty ratio  $d[k+1]$  should be obtained. Note that the influence of delay time is ignored here<sup>[11, 12]</sup>.

The process of the control algorithm operates as follows:

Step 1: acquiring some initial values as shown in step 1 of Section 2. All of these values are indispensable in the control algorithm. Components' parameters will affect the dynamic or steady performance of system. It is prerequisite to evaluate the performance of various algorithms in the determined parameters. Updating the sampling at the beginning of every switching cycle can avoid the accumulation of prediction error.

Step 2: because the changes of  $v_{in}(t)$  are cyclical, the current phase of  $v_{in}(t)$  can be ensured based on the previous samples. However, at the startup process of the input port access to




Fig. 3. Waveforms of  $v_o$  and  $i_{in}$  when  $v_{in} = 250$  V (maximum value).

commercial power, at least half power cycle is needed to detect phases.

Step 3: comparing the sample of  $v_o[k]$  with the expected reference value to determine the system's current state, steady state or dynamic state.

Step 4: if in the dynamic state, the proposed prediction algorithm can be used in a rapid regulator. According to the values of  $i_L[k+1]$  and  $v_o[k+1]$ , on the premise that  $i_L[k+1]$  is not overshoot, the optimal duty ratio for dynamic response can be achieved when  $v_o[k+1]$  is closed to the expectation. In other words, in cases where the inductor current does not exceed the limit, make the output voltage of the next cycle closer to the reference. If the duty cycle meets the above conditions, it will speed up response time.

Step 5: if in the steady state, the first step is to calculate the input current value that can perfectly track the input voltage curve. Then the duty cycle can be calculated by using the proposed prediction algorithm. Ideal  $i_L[k+1]$  can be calculated according to the power frequency phase of input voltage, to satisfy PFC. After that, different values of  $i_L[k+1]$  under different duty ratios can be predicted by using the dichotomizing search. The optimal duty cycle for the PFC is obtained when the value of  $i_L[k+1]$  is close to the ideal one. The PF value is improved in real-time sinusoidal tracking, and optimized THD and reduced phase difference between input voltage and input current are realized.

The above control algorithm runs once per cycle to calculate the optimal duty ratio of this cycle and then controls the DPWM to adjust the converter system. The flow chart of the above steps can be found in Fig. 2.




Fig. 4. Waveforms of input voltage  $v_{in}$  and input current  $i_{in}$ .




Fig. 5. Spectrum of input current  $i_{in}$ .




Fig. 6. Waveforms of output voltage  $v_{out}$  with the load change.

#### 4. Computer and experiments results

The effectiveness of proposed algorithm has been verified by MATLAB-Simulink. The parameters of the boost PFC converter are listed as follows:  $v_{in} = 90\text{--}265$  V,  $v_o = 400$  V,  $L = 4.7$  mH,  $C = 100$   $\mu$ F,  $P_{out,max} = 300$  W. The switching






Fig. 7. Waveforms of input voltage  $v_{in}$  and input current  $i_{in}$  after the rectifier bridge.



(a) Test waveforms with the prediction algorithm



(b) Test waveforms with the single-cycle algorithm

Fig. 8. Waveforms of  $v_o$  and  $i_{in}$  in the startup process.

frequency and sampling frequency are both 100 kHz.

Figure 3 shows the waves of the input voltage  $v_{in}(t)$ , input current  $i_{in}(t)$ , and output voltage  $v_o(t)$  from top to bottom when the maximum input voltage is 250 V at the rated load. The simulation results show that  $i_{in}(t)$  tracks  $v_{in}(t)$  in real-time, and that the proposed prediction algorithm has a good power factor correction effect.


Figure 4 exhibits the comparison between the modulated input current and the input voltage. Figure 5 exhibits the input current spectrum. From the two figures, we can see that the phase is in conformance with input voltage and input current, and almost has no cross-over distortion, so there are fewer high harmonics, and PF is up to 0.998.

Figure 6 gives the situation of the output voltage following the load current change with single-cycle control and the proposed control method. When the load changes from light to high, with the prediction algorithm controller the output voltage remains stable except that the ripple becomes larger, while with the single-cycle controller the undershoot of the output voltage is about 12%.


Table 1 summarizes the simulation results of a boost PFC with the proposed prediction algorithm in various kinds. It is observed from above simulation and Table 1 that proposed prediction algorithm can achieve excellent performance in any conditions. Whatever the index is, over/undershoot, startup time or recovery time, all of them produce more superior results

Table 1. Parameters of a boost PFC with the proposed prediction algorithm.

$v_{in}$ (V) (maximum value)	Steady parameter			Dynamic parameter ( $50\% i_o \rightarrow 100\% i_o$ )			
	$\Delta V_o$ (V)	PF	THD (%)	Start up (s)	Recover (s)	Overshoot	Deviation (V)
150	7	$\approx 0.998$	5.90	0.11	0.025	$\approx 0$	5
250	8	$\approx 0.998$	5.04	0.15	0.02	$\approx 0$	7
300	10	$\approx 0.998$	5.92	0.076	0.018	$\approx 0$	7



(a) Test waveforms with the prediction algorithm



(b) Test waveforms with the single-cycle algorithm

Fig. 9. Output voltage response with the load change from 0.8 A to 0.4 A.

than other control methods. However, it is noteworthy that using the prediction algorithm to estimate the track of the output voltage and the inductor current at the next switching cycle is based on the current system state parameters, so this algorithm depends on the system parameters and the calculation increases significantly with the increase of calculation accuracy. When synthesized with an FPGA, the number of standard cells of the proposed controller is five times larger than that of the single-cycle controller.

A test system with the same condition as the simulation is built to verify the prediction algorithm with the help of an FPGA. Figure 7 is a comparison between the input current and the input voltage, and the reading of the voltmeter shows the PF value is 0.96 due to some cross-over distortion. Figure 8 shows the test waveforms. Please note that a difference probe is used to test the output voltage with 500× attenuation. The accuracy of the sampling resistor and sampling circuit speed may affect the compensation, resulting in crossover distortion.

Figures 8 and 9 illustrate the startup process and the output voltage response following the load current change with two control algorithms, respectively. The startup time with the

proposed algorithm is about 10 power frequency cycles, about 30 power frequency cycles faster than single-cycle control method. And the setting time with the load current change is approximately 80 ms (about 4 power frequency cycles), and the overshoot is about 6% under the proposed algorithm control, better than the single-cycle controller. According to Fig. 9(a), the efficiency is about 96% in heavy load and then becomes 90% when the load becomes a half of the original.

Several papers whose design specifications are identical or similar to this article are picked out and comparisons of their static and dynamic performances are listed in Table 2. The efficiency, setting time, and the overshoot voltage in the proposed PFC are competitive, but power factor is a little bit worse. Moreover, note that the calculation of the proposed algorithm will be greatly increased with the improvement in prediction accuracy, and at the same time hardware resources will be occupied more significantly and the efficiency will be reduced.

### 5. Conclusion

The development trends of PFC are requiring advanced

Table 2. PFC parameters in different papers.

Parameter	This work	Ref. [18]	Ref. [19]	Ref. [20]	Ref. [21]
Operating conditions	$V_{in} = 220V_{ac}$ $P_{out} = 300\text{ W}$ $V_{out} = 400\text{ V}$ $f_{sw} = 100\text{ kHz}$	$V_{in} = 220V_{ac}$ $P_{out} = 300\text{ W}$ $V_{out} = 400\text{ V}$ $f_{sw} = 100\text{ kHz}$	$V_{in} = 110V_{ac}$ $P_{out} = 225\text{ W}$ $V_{out} = 48\text{ V}$ $f_{sw} = 100\text{ kHz}$	$V_{in} = 220V_{ac}$ $P_{out} = 300\text{ W}$ $V_{out} = 380\text{ V}$ $f_{sw} = 100\text{ kHz}$	$V_{in} = 100V_{ac}$ $P_{out} = 300\text{ W}$ $V_{out} = 392\text{ V}$ $f_{sw} = 50\text{ kHz}$
Power factor	0.96	0.995	0.98	0.999	/
Efficiency (%)	95.87	/	96	/	95.1
Settling time (ms)	80	20	150	200	100
Overshoot/Undershoot (%)	6	4	4.6	5.3	5
Load change (%)	50 → 100	100 → 50	30 → 100	100 → 67	20 → 70

control strategies, reducing product costs, EMI, THD, and device switching stress, and improving system efficiency. This paper presents a new digital algorithm, named the prediction algorithm, which, operating in CCM, can effectively improve the system dynamics and static performance. The amount of algorithm calculation is relatively great but the simulation results show that by using this algorithm, the power factor and efficiency are higher. The experimental results include some unsatisfactory PF values, which may be due to inappropriate implementation. So the next research will be to further improve these performances.

## References

- [1] Zhou G, Xu J, Jin Y. Improved digital peak current predictive control for switching DC–DC converters. *IET Power Electron*, 2011, 4(2): 227
- [2] Najafi E, Vahedi A, Mahanfar A, et al. A new controlling method based on peak current mode (PCM) for PFC. *IEEE 2nd International Power and Energy Conf, Johor Bahru, Malaysia*, 2008: 1103
- [3] Wong K. Energy-efficient peak-current state-machine control with a peak power mode. *IEEE Trans Power Electron*, 2009, 24(2): 489
- [4] Kanaan H Y, Sauriol G, Al-Haddad K. Small-signal modeling and linear control of a high efficiency dual boost single-phase power factor correction circuit. *IET Power Electron*, 2009, 2(6): 665
- [5] Shu F L, Khambadkone A M. A simple digital DCM control scheme for Boost PFC operating in both CCM and DCM. *IEEE Trans Industry Applications*, 2011, 47(4): 1802
- [6] Spangler J, Behera A. A comparison between hysteretic and fixed frequency Boost converters used for power factor correction. *IEEE Applied Power Electronics Conf and Expo, San Diego, USA*, 1993: 281
- [7] Rahman K M. Variable-band hysteresis current controllers for PWM voltage-source inverters. *IEEE Trans Power Electron*, 1997, 12(6): 964
- [8] Brown R, Soldano M. One cycle control IC simplifies PFC design. *Twentieth Annual IEEE Applied Power Electronics Conf and Expo, Austin, USA*, 2005, 2: 825
- [9] Tao J, Peng M, Shaojun X. Analysis and improvement on input current of one-cycle controlled PFC converter. *The 5th IEEE Conf on Industrial Electronics and Applications, Taiwan, China*, 2010: 2094
- [10] Jappe T K, Mussa S A. Discrete-time one cycle control technique applied in single-phase PFC boost converter. *IEEE International Symposium on Industrial Electronics, Gdansk, Poland*, 2011: 1555
- [11] Stéphane B, Hua J. Time delay compensation of digital control for DC switch mode power supplies using prediction techniques. *IEEE Trans Power Electron*, 2000, 15: 835
- [12] He M, Xu J, Zhou G, et al. Algorithm to overcome time delay in digital controller of switching DC–DC converters. *IEEE Conf on Industrial Electronics and Applications, Harbin, China*, 2007: 2305
- [13] Zhao J, Sato T, Nabeshima T, et al. Steady-state and dynamic analysis of a buck converter using a hysteretic PWM control. *IEEE 35th Annual Power Electron Spec Conf, Aachen, Germany*, 2004, 5: 3654
- [14] Yousefzadeh V, Babazadeh A, Ramachandran B, et al. Proximate time-optimal digital control for synchronous buck DC–DC converters. *IEEE Trans Power Electron*, 2008, 23: 2018
- [15] Feng G, Meyer E, Liu Y F. A new digital control algorithm to achieve optimal dynamic response performance in DC-to-DC converters. *IEEE Trans Power Electron*, 2007, 22(4): 1489
- [16] Meyer E, Zhang Z, Liu Y F. An optimal control method for buck converters using a practical capacitor charge balance technique. *IEEE Trans Power Electron*, 2008, 23(4): 1802
- [17] Li Yani, Yan Yintang, Zhu Zhangming. Low-power variable frequency PFC converters. *Journal of Semiconductors*, 2010, 31(1): 015008
- [18] Ghosh R, Narayanan G. A simple method to improve the dynamic response of single-phase PWM rectifiers. *IEEE Trans Industrial Electronics*, 2008, 55(10): 3627
- [19] Tahami F, Abedi M R, Rezaei K. Optimum nonlinear model predictive controller design for Flyback PFC rectifiers. *IEEE Symposium on Industrial Electronics & Applications, Penang, Malaysia*, 2010: 70
- [20] Moon S, Corradini L, Maksimovic D. Autotuning of digitally controlled boost power factor correction rectifiers. *IEEE Trans Power Electron*, 2011, 26(10): 3006
- [21] Lim S F, Khambadkone A M. A multimode digital control scheme for boost PFC with higher efficiency and power factor at light load. *IEEE Applied Power Electronics Conf and Expo, Orlando, USA*, 2012: 291