

## Fabrication and Simulation of Silicon-on-Insulator Structure with $\text{Si}_3\text{N}_4$ as a Buried Insulator \*

Liu Qibin<sup>1</sup>, Lin Qing<sup>2</sup>, Liu Weili<sup>1</sup>, Feng Songlin<sup>1</sup>, and Song Zhitang<sup>1</sup>

(1 *Research Center of Semiconductor Functional Film Engineering Technology, State Key Laboratory of Functional Material for Informatics, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, Shanghai 200050, China*)

(2 *School of Electrical Engineering and Computer Science, Seoul National University, Korea*)

**Abstract:** In order to minimize the self-heating effect of the classic SOI devices, SOI structures with  $\text{Si}_3\text{N}_4$  film as a buried insulator (SOSN) are successfully formed using epitaxial layer transfer technology for the first time. The new SOI structures are investigated with high-resolution cross-sectional transmission electron microscopy and spreading resistance profile. Experiment results show that the buried  $\text{Si}_3\text{N}_4$  layer is amorphous and the new SOI material has good structural and electrical properties. The output current characteristics and temperature distribution are simulated and compared to those of standard SOI MOSFETs. Furthermore, the channel temperature and negative differential resistance are reduced during high-temperature operation, suggesting that SOSN can effectively mitigate the self-heating penalty. The new SOI device has been verified in two-dimensional device simulation and indicated that the new structures can reduce device self-heating and increase drain current of the SOI MOSFET.

**Key words:**  $\text{Si}_3\text{N}_4$ ; new SOI structures; self-heating effects

**PACC:** 7300; 7360J      **EEACC:** 4250

**CLC number:** TN386      **Document code:** A      **Article ID:** 0253-4177(2005)09-1722-05

### 1 Introduction

Silicon-on-insulator (SOI) materials offer several advantages as compared to bulk silicon<sup>[1]</sup>. However, due to the poor thermal conductivity of the buried oxide layer and self-heating effect in SOI devices, the applicability of SOI materials is limited<sup>[2,3]</sup>. Replacement of the buried silicon dioxide by a better thermal conductor could adequately minimize this effect<sup>[4-6]</sup>. The thermal conductivity of the silicon nitride (30W/m) is almost twenty times higher than that of  $\text{SiO}_2$  (1.4W/m). In addition, the physical and chemical properties (such

as low etching rate in HF solution) and the good structural quality (100mm wafer without defect) of the  $\text{Si}_3\text{N}_4$  layer lead to the assumption that  $\text{Si}_3\text{N}_4$  film is a good candidate for a buried insulator of SOI structures.

Separation by implanted nitrogen (SIMNI) has been adopted to form new SOI structures<sup>[7]</sup>, however, there are two disadvantages: first, the excess nitrogen at the peak of distribution tend to be trapped-out as nitrogen bubbles because of the low diffusivity of nitrogen in nitrogen-rich silicon; second, the buried nitride structures have their own problems, in particular, due to crystallization of the nitride<sup>[8,9]</sup>. This leads to either a leaky dielectric or

\* Project supported by the National High Technology Research and Development Program of China (Nos. 2003AA302720, 2004AA302G20) and the Program of Shanghai Nanotechnology Promotion Center (No. 0352nm016)

Liu Qibin male, was born in 1973, PhD candidate. His current research interests include new structure semiconductor devices and technologies.

Received 19 February 2005, revised manuscript received 6 April 2005

© 2005 Chinese Institute of Electronics

gross mechanical failure depending on the implanted dose and annealing conditions. In this work, we have grown high quality monocrystalline silicon on porous silicon using ultra-high vacuum electron beam evaporation. SOI structures with Si<sub>3</sub>N<sub>4</sub> as a buried insulator were successfully produced by bonding and etching the remnant porous silicon. The physical and electrical properties of the formed SOI structures were characterized. The new SOI structures are simulated using a two-dimensional simulation program to examine the device temperature distribution and change of terminal current due to self-heating.

## 2 Experiment and simulation

In the first step 75mm (100) CZ silicon were used, on top of which Si<sub>3</sub>N<sub>4</sub> layers approximately 80nm thick were deposited by low-pressure chemical-vapor deposition (LPCVD) at the temperature of 800 °C.

75mm boron-doped p-Si (100) wafers with a resistivity of 0.003 ~ 0.007 Ω·cm were anodized in the electrolyte HF : ethanol = 1 : 1 at 4mA/cm<sup>2</sup> to form porous silicon. The single-crystal silicon was then epitaxially grown on porous silicon in an ultra-high vacuum electron beam evaporator with a base vacuum of approximately 10<sup>-7</sup> Pa. After the epitaxial layer was formed, the wafer was bonded together with a handle wafer deposited with Si<sub>3</sub>N<sub>4</sub> films at room temperature. Then the bonded wafer was annealed at 1100 °C for 1h in N<sub>2</sub> ambient to increase the bonding strength. Subsequently, the bonded wafers were split into two parts along the porous silicon layer. Finally, the porous silicon was etched away in a diluted HF solution and the final SOI structures were obtained.

In the second step the self-heating effect was addressed by comparing the electrical characteristics and thermal distribution of SOI and SOSN MOSFETS using numerical simulation. The analysis was performed using a two-dimensional device simulator called Silvaco Atlas running on a SUN

workstation.

## 3 Results and discussion

Our investigation in this paper involves the measuring of structural and electrical properties and the simulation of the output characteristics and temperature distribution.

### 3.1 Structure

Figure 1 (a) shows the cross-sectional transmission electron microscopy (XTEM) images of the SOI structures. The top silicon layer and the buried Si<sub>3</sub>N<sub>4</sub> have thickness of 200nm and 80nm respectively in Fig. 1 (a). Both the upper and lower interfaces are very flat and steep. These figures show that the interfaces of the SOI structures are




Fig.1 XTEM image (a) and HRTEM image (b) of the new SOI structures

perfect. From Fig. 1 (b) ,it also can be seen that the buried  $\text{Si}_3\text{N}_4$  layer is amorphous ,and neither voids nor bubbles are detected. It is known that the crystalline quality of the top silicon is very important to SOI materials. These results confirm that the top silicon has almost the same crystalline quality as the substrate silicon.

### 3.2 Electrical properties

The spreading resistance profile of the SOI sample was measured and the experimental results are shown in Fig. 2. Three layers of the SOI structures including the top silicon ,buried  $\text{Si}_3\text{N}_4$  ,and silicon substrate can be clearly distinguished. The thickness values of the top silicon and the buried  $\text{Si}_3\text{N}_4$  shown in this figure are in good agreement with the XTEM results. The very steep slope from top silicon to buried  $\text{Si}_3\text{N}_4$  at the depth of 210nm in the spreading resistance profile implies sharp interface between the two. The values of spreading resistance show that the top silicon has uniform electrical property and the buried  $\text{Si}_3\text{N}_4$  layer has very good insulating performance.




Fig. 2 Spreading resistance profile of the SOI structures

### 3.3 Output characteristics simulation

In our simulation ,two sets of curves are generated for the cases with and without lattice temperature effects. In order to use Atlas to solve these questions a MOS device structure is needed. The details of the relevant geometrical and technological parameters are as follows: Figure 3 shows

the structure distribution of the MOSFET device. The device has a  $1 \times 10^{16} \text{ cm}^{-3}$  p-type substrate doped and n-type source and drain doping of  $2 \times 10^{20} \text{ cm}^{-3}$ . The channel effective length is  $0.25 \mu\text{m}$ , and the thicknesses of the gate oxide ,top silicon ,and buried  $\text{Si}_3\text{N}_4$  are 20 ,200 ,and 100nm ,respectively. The geometrical and technological parameters of these devices are identical except for the buried insulator.




Fig. 3 Structure distribution of the MOSFET device

In this simulation the gate bias is held at 10V because the self-heating effect will be more apparent when the power is high. The drain bias is ramped up from 0 to 5V. In the device modeling the temperature rise due to self-heating can be approximated by  $rI_dV_{ds}$  where  $r$  is the thermal resistance. The simulation results are shown in Fig. 4. The SOI device shows strong negative differential resistance (NDR) when the self-heating effect is con-




Fig. 4 Simulated output characteristics of SOI and SOSN devices

sidered , however , the SOSN displays weak NDR under the same conditions. It is known that the higher the self-heating effect the more apparent NDR becomes. Thus we examine the self-heating effect by studying the NDR on the curves. It can be concluded that the SOI device is subject to a higher self-heating effect than that of SOSN under the same operating conditions.

### 3.4 Temperature distribution simulation

The temperature distribution obtained under the same simulation conditions is consistent with the output characteristics. Figure 5(a) exhibits the two-dimensional (2D) temperature distribution of the SOI device. Figure 5(b) exhibits the 2D temperature distribution of the SOSN MOSFET. The temperature in the SOI 's substrate is only 300 K,

but because of self-heating the channel temperature rises to 555 K. The temperature distribution pattern in the SOSN is displayed in Fig. 5(b) . The channel temperature in the device decreases significantly to 373 K compared with 555 K in the SOI device ,and it is only slightly higher than the substrate temperature. Our results indicate that the influence of self-heating effect in SOI is much more serious than in SOSN. The same conclusion can be drawn based on the aforementioned output characteristics simulation.

## 4 Conclusion

SOI structures with Si<sub>3</sub>N<sub>4</sub> as buried insulating film have been successfully fabricated using epitaxial layer transfer technology. Experimental results show the formed SOI sample has good structural and electrical properties. Furthermore ,the channel temperature and NDR in the SOSN devices are reduced suggesting that SOSN can effectively mitigate the self-heating penalty. The new SOI structures can achieve a significant decreased the self-heating effect .

### References

[ 1 ] Yamaguchi H, Hmi H, Fujino S, et al. Intelligent power IC with partial SOI structure. *Jpn J Appl Phys*, 1995, 34 :864

[ 2 ] Arnod E, Pein H, Herko S P. Comparison of self-heating effects in bulk-silicon and SOI high-voltage devices. *Proc IEDM*, 1994 :813

[ 3 ] Merchant S, Arnold E, Baumgart ,et al. Dependence of breakdown voltage on drift length and buried oxide thickness in SOI RESURF LDMOS transistor. *Proc 5th ISPSD*, 1993 :124

[ 4 ] Xie Xinyun, Liu Weili, Men Chuanling, et al. Fabrication of silicon-on-insulator structure with Si<sub>3</sub>N<sub>4</sub> as buried insulating films by epitaxial layer transfer. *Chinese Journal of Semiconductors*, 2003, 24(2) :189 (in Chinese) [ 谢欣云, 刘卫丽, 门传玲, 等. 多孔硅外延转移技术制备以氮化硅为绝缘埋层的 SOI 新结构. *半导体学报*, 2003, 24(2) :189 ]

[ 5 ] Zhu Shiyang, Li Aizhen, Huang Yiping. Transfer of thin epitaxial silicon film by wafer bonding and splitting of double layered porous silicon for SOI fabrication. *Chinese Journal of Semiconductors*, 2001, 22(12) :1501

[ 6 ] Zhu Ming, Chen Peng, Ricky K Y, et al. Numerical study of




Fig. 5 Simulated temperature distributions of SOI (a) and SOSN (b) devices

- self-heating effects of MOSFETs fabricated on SOAN substrate. IEEE Trans Electron Devices, 2004, 51(6):901
- [ 7 ] Reeson KJ. Fabrication of buried layers of SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub> using ion beam synthesis. Nuclear Instruments and Methods in Physics Research B, 1987, 19/20:269
- [ 8 ] Petruzzello J, MeGee T F, Frommer M H, et al. Transmission electron microscopy and Auger electron spectroscopy of silicon-on-insulator structures prepared by high-dose implantation of nitrogen. J Appl Phys, 1985, 58:4605
- [ 9 ] Reeson KJ, Hemment P L F, Meekison C D, et al. Buried layers of silicon oxy-nitride fabricated using ion beam synthesis. Nuclear Instruments and Methods in Physics Research B, 1988, 32:427

## 以 Si<sub>3</sub>N<sub>4</sub> 为埋层的 SOI 结构制备与器件模拟\*

刘奇斌<sup>1</sup> 林 青<sup>2</sup> 刘卫丽<sup>1</sup> 封松林<sup>1</sup> 宋志棠<sup>1</sup>

(1 中国科学院上海微系统与信息技术研究所 半导体功能薄膜工程研究中心, 信息功能材料国家重点实验室, 上海 200050)

(2 汉城大学电子工程与计算机科学学院, 汉城, 韩国)

**摘要:** 为了减少经典 SOI 器件的自加热效应, 首次成功地用外延方法制备以 Si<sub>3</sub>N<sub>4</sub> 薄膜为埋层的新结构 SOSN, 用 HRTEM 和 SRP 表征了 SOI 的新结构. 实验结果显示, Si<sub>3</sub>N<sub>4</sub> 层为非晶状态, 新结构的 SOSN 具有良好的结构和电学性能. 对传统 SOI 和新结构 SOI 的 MOSFETs 输出电流的输出特性和温度分布用 TCAD 仿真软件进行了模拟. 模拟结果表明, 新结构 SOSN 的 MOSFET 器件沟道温度和 NDR 效益都得到很大的降低, 表明 SOSN 能够有效地克服自加热效应和提高 MOSFET 漏电流.

**关键词:** Si<sub>3</sub>N<sub>4</sub>; 新结构 SOI; 自加热效应

**PACC:** 7300; 7360J

**EEACC:** 4250

**中图分类号:** TB386

**文献标识码:** A

**文章编号:** 0253-4177(2005)09-1722-05

\* 国家高技术研究发展计划(批准号:2003AA302720, 2004AA302G20)和上海纳米技术促进中心(批准号:0352nm016)资助项目

刘奇斌 男, 1973 年出生, 博士研究生, 主要从事半导体器件和工艺的研究.

2005-02-19 收到, 2005-04-06 定稿