# W/ TiN Gate Thin-Film Fully-Depleted SOI CMOS Devices

Lian Jun and Hai Chaohe

(Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China)

Abstract : TiN gate thirrfilm fully depleted SOI CMOS devices are fabricated and discussed. Key process technologies are demonstrated. Compared with the dual polysilicon gate devices, the channel doping concentration of nMOS and pMOS can be reduced without changing threshold voltage  $(V_T)$ , which enhances the mobility. Symmetrical  $V_T$  is achieved by nearly the same  $V_T$  implant dose because of the near mid-gap workfunction of TiN gate. The SCE effect is improved when the thirrfilm thickness is reduced.

Key words: FDSOI; CMOS; mid-gap workfunction; TiNEEACC: 2560CLC number: TN386Document code: AArticle ID: 0253-4177 (2005) 01-0006-05

## 1 Introduction

As microelectronics technology enters the deep-submicron arena ,fully-depleted SOI(FDSOI) technology assumes a prominent position as a potential solution to the problems associated with continued device scaling<sup>[1]</sup>. Some of the benefits of using FDSOI are the reduction of the junction capacitance , the immunity for radiation , the latch up-free for complementary metal-oxide-semiconductor (CMOS) , the suppression of the short-channel effects<sup>[2]</sup> ,the process simplicity ,higher device packing demsity ,and so on. FDSOI devices are also superior to thickfilm ,partially-depleted SOI(PDSOI) devices ,because FD-SOI MOSFETs have no body effect<sup>[3]</sup>.

A problem of FDSOI is threshold voltage ( $V_T$ ) control. Since complete depletion of the channel region under normal device operation requires an ultra-thin silicon film with a low doping in the channel region<sup>[4]</sup>, it is very difficult to obtain desirable  $V_{\rm T}$  with low channel doping by using conventional polysilicon gates. The inverse dual-poly gate ,i.e. p<sup>+</sup> poly for nMOS and n<sup>+</sup> poly for pMOS ,can provide symmetrical  $V_{\rm T}$  ,but the absolute  $V_{\rm T}$  values are too large for operation at low supply voltage<sup>[5]</sup>. Furthermore , the threshold voltage variation can be caused by silicon film non-uniformity in FDSOI devices. These problems can be solved through using mid-gap work function gate materials. Further performance improving of CMOS devices also has encountered a series of problems such as high gate resistance , boron penetration , and polysilicon gate depletion<sup>[6]</sup>. Using metal gate can avoid these disadvantages.

Different gate materials, W/ TiN, Si Ge, Ta, Mo, and so on, have been proposed to replace polyisilicon. Metal gate electrode is a superior candidate for CMOS devices because it has no gate depletion and has a low sheet resistance. We choose W/ TiN as the gate material because of its high thermal stability, low resistivity, and high process compatibility<sup>[7]</sup>. Another advantage is its mid-gap work

Lian Jun male ,was born in 1976 ,PhD candidate. He mainly focuses on research on fully-depleted SOI CMOS devices and circuits.

Hai Chaohemale ,was born in 1942 ,professor. He mainly focuses on research on circuits of SOI SRAM ,immunity for radiation ,and circuits of BiCMOS.Received 4 April 2004 ,revised manuscript received 26 July 2004K/2005 Chinese Institute of Electronics

function ,approximately 4. 8eV for TiN film ,locating in the middle of the silicon band gap.

## 2 Device fabrication

#### 2.1 Fabrication flow

The SIMOX wafers used were fabricated by Shanghai Simgui Technology Co., Ltd. The SIMOX wafer has 370nm of buried oxide layer and 190nm of SOI film layer.

Figure 1 shows an abbreviated process flow of the thin-film FDSOI device with W/ TiN gate. Except for the gate stack deposition and definition steps, the metal gate devices have the same process flow with conventional poly gate devices. The SOI film thickness was thinned down to



Fig. 1 Abbreviated process flow of the thirrfilm FDSOI device with W/ TiN gate

60nm by two-step oxidation and oxide strip. The isolation technology used is LOCOS. BF<sub>2</sub><sup>+</sup> was implanted with energy of 40keV and dose of 6 ×10<sup>11</sup> cm<sup>-2</sup> as nMOSFETs  $V_T$  adjust implant. Phosphorus was implanted with energy of 30keV and dose of 5 ×10<sup>11</sup> cm<sup>-2</sup> as pMOSFETs  $V_T$  adjust implant. After growing a 12nm gate oxide ,the W/ TiN layers were sputtered. A 100nm SiO<sub>2</sub> layer was deposited on the metal layers. After gate patterning to 1. 2µm ,the etch-

ing of W and TiN were done separately to ensure no etch damage to the underlying gate oxide. Little gate oxide loss was observed after TiN etching. Then phosphorus with energy of 10keV and dose of 3 ×10<sup>13</sup> cm<sup>-2</sup> was implanted in nMOSFETs. BF<sub>2</sub><sup>+</sup> with energy of 10keV and dose of 3 ×  $10^{13}$  cm<sup>-2</sup> was implanted in pMOSFETs. The purpose of the implantation is to form LDD structure. After a 300nm TEOS oxide spacer formation , BF<sub>2</sub><sup>+</sup> was implanted with energy of 40keV and dose of 2 ×10<sup>15</sup> cm<sup>-2</sup> as p<sup>+</sup> implantation. As<sup>+</sup> was implanted with energy of 60keV and dose of 2 ×10<sup>15</sup> cm<sup>-2</sup> as n<sup>+</sup> implantation. After RTA process , 20nm<sup>-</sup>Ti was deposited. Then TiSi<sub>2</sub> was formed using a conventional silicide process to reduce the source/ drain sheet resistance.

### 2.2 Key technology

We choose sputtering deposition because it is more favorable than chemical vapor deposited (CVD) for the conventional CMOS process. The impurity contained in the CVD metal degrades the gate dielectric reliability at hightemperature annealing process<sup>[8]</sup>. Physical vapor deposition (PVD) usually induces damage to gate dielectric, so how to reduce the degradation of gate oxide and to lower the surface states are the key factors. Smaller RF power and higher N<sub>2</sub>/Ar ratio will lead to a smaller sputtering rate. By reducing the sputtering rate, the surface state density  $(N_{ss})$  can be reduced ,too<sup>[9]</sup>. This indicates less damage to the gate dielectric. Therefore, we reduce the sputtering rate from 8. 6nm/ min to 2. 2nm/ min. Increasing N<sub>2</sub>/ Ar ratio also helps to terminate the dangling bonds by nitridation ,which occurs on the dielectric surface during sputtering deposition<sup>[10]</sup> and reduces the resistivity of TiN. The thickness of TiN is 35nm. When TiN thickness was changed from 20nm to 35nm, the compressive stress of the TiN film was changed into a small tensile stress<sup>[11]</sup> and induced less damage to the gate dielectric. The thickness of SiO<sub>2</sub> on the stack metal layers is 100nm. The purpose of this layer is to protect the stack gate from damage in implantation. If the layer is too thick ,the depth of cortact hole on the gate will be too much deferent with that on the source/drain. Contrarily ,appropriate thickness can help reduce the depth deference of contact hole after arnealing. Because in conventional poly gate devices ,the dielectric layer thickness on the gate is thinner than that of the source/drain after annealing.

### **3** Results and discussion

In order to evaluate the basic characteristics of the TiN gate electrode on the surface channel, subthreshold characteristics of TiN gate and dual-polysilicon gate FD-SOI devices were simulated first as shown in Fig. 2. Both the devices have 0.  $25\mu$ m-length gate and 60nm-thickness SOI film. The simulations were performed using Tsuprem4 and Medici. It is obviously observed that the TiN gate electrode enhances the absolute  $V_T$  of both the nMOS and pMOS with the same  $V_T$  implant dose.  $V_T$  is higher than that of dual-polysilicon gate devices by 180mV and



Fig. 2 Subthreshold characteristics for the W/ TiN gate and dual-poly-Si gate

130mV for nMOS and pMOS, respectively. Appropriate  $V_{\rm T}$  with TiN gate FDSOI can be achieved with significantly lower doping. The mobility can also be increased with lower doping. The threshold voltage can be simply expressed as follow :

 $V_{\rm T} = V_{\rm fb} + 2 \, \phi_{\rm f} + q N_{\rm ch} \, T_{\rm Si} / C_{\rm fox}$ 

 $N_{\rm ch}$  is the impurity concentration,  $T_{\rm Si}$  is the thickness of

SOI film,  $C_{\text{fox}}$  is the front gate capacitance,  $V_{\text{fb}}$  is the flatband voltage of the front gate. The increase of  $V_{\text{T}}$  for TiN gate is primarily due to the near mid-gap work function of TiN.  $dV_{\text{T}}/T_{\text{Si}}$  is also smaller due to the lower channel doping concentration. Therefore, the  $V_{\text{T}}$  dependence on  $T_{\text{Si}}$  is not significant.

Figures 3 and 4 show the subthreshold characteristic of nMOS and pMOS, respectively. We can see from the figures that the  $V_{\rm T}$  of nMOS and pMOS is 0. 845V and -0. 840V, respectively.  $V_{\rm T}$  is symmetrical with nearly the same  $V_{\rm T}$  implant dose. This is also due to the near midgap work function of TiN. The leakage current in the off region is smaller than the noise current of the test equipment (between  $10^{-9}$ A and  $10^{-10}$ A). This is helpful to reduce the power consumption of the circuits.



Fig. 3 Subthreshold characteristics of nMOS



Fig. 4 Subthreshold characteristics of pMOS

The  $I_d$ - $V_d$  characteristics of nMOS and pMOS are shown in Figs. 5 and 6. The saturation currents are about

174 $\mu$ A/ $\mu$ m for nMOS and 94 $\mu$ A/ $\mu$ m for pMOS. The saturation currents are not very big. This may due to the high source/drain series resistance of thin SOI film. Higher saturation current can be obtained by using elevated source/drain structure<sup>[12]</sup>.



Fig. 5 Output characteristics of nMOS



Fig. 6 Output characteristics of pMOS

In order to evaluate the impact of the thickness of thin-film SOI on the short channel effect (SCE), the relationship between  $V_{\rm T}$  and  $L_{\rm eff}$  was simulated using Tsuprem4 and Medici with the same  $V_{\rm T}$  implant dose density at the given thickness of SOI. Figure 7 shows  $V_{\rm T}$  versus  $L_{\rm eff}$  when  $T_{\rm Si}$  is 50nm. Figure 8 shows the  $V_{\rm T}$  versus  $L_{\rm eff}$  when  $T_{\rm Si}$  is 27nm. We can see from the figures that the  $V_{\rm T}$  roll-off is still quite serious when  $T_{\rm Si}$  is around 50nm range ,but this condition can be much improved by thinning  $T_{\rm Si}$  to about 27nm. For both nMOS and pMOS devices , when the thin-film thickness is reduced , their SCE becomes smaller since the controllability of the front

gate over the active channel region is stronger and the source/ drain has a less influence on the channel. However, the thinner SOI film can bring the higher source/ drain sheet resistance, which reduces the output current. Fully-depleted SOI CMOS devices with elevated source/ drain structure can take the advantage of thin-film without raising the source/ drain sheet resistance.



Fig. 7  $V_{\rm T}$  versus  $L_{\rm eff}$  when the thickness of SOI film is 50nm



FIg. 8  $V_{\rm T}$  versus  $L_{\rm eff}$  when the thickness of SOI film is 27nm

## 4 Conclusion

We have successfully fabricated the thirrfilm FDSOI devices with W/ TiN gate. Key process technologies such as deposition mode ,sputtering process ,and TiN thickness were demonstrated. Under the condition of same  $V_{\rm T}$  implant dose ,absolute value of  $V_{\rm T}$  of both nMOS and pMOS by using the TiN gate is higher than that of the dual

polysilicon gate CMOS devices. Therefore ,appropriate  $V_T$  value can be achieved with lower  $V_T$  implant dose. As a result ,the mobility is increased ,and the saturation current can be increased ,too. With the near mid-gap work function of TiN , symmetrical  $V_T$  values have been achieved with low  $V_T$  implant dose. Furthermore ,we can solve the problems such as high gate resistance ,boron penetration , and polysilicon gate depletion of conventional poly gate devices. The saturation currents are 174µA/µm for nMOS and 94µA/µm for pMOS. However ,the thinner SOI film is ,the better to control the SCE effect. The problem of high source/ drain resistance of thin SOI film can be solved by elevated source/ drain structure.

### References

- [1] Bagchi S, Grant J M, Chen J, et al. Fully depleted SOI devices with TiN gate and elevated source-drain structure. IEEE International SOI Conference, 2000:56
- Veeraraghavan S, Fossum J G. Short-channel effects in SOI MOSFET's. IEEE Trans Electron Devices, 1989, 36:522

- [3] Colinge J P. Reduction of floating substrate effect in thin-film SOI MOSFET's. IEEE Trans Electron Devices ,1995 ,42:187
- [4] Liu Xinyu, Sun Haifeng, Liu Hongmin, et al. Fully depleted CMOS/SOI technology. Chinese Journal of Semiconductors, 2003, 24 (1):104 (in Chinese) [刘新宇,孙海峰,刘洪民,等. 全耗尽 CMOS/SOI 工艺.半导体学报, 2003, 24(1):104]
- [5] Hwang J M, Pollack G. Novel polysilicon / TiN stacked-gate structure for fully-depleted SOI/ CMOS. IEDM Tech Dig ,1992:345
- [6] Yagishita A. High-performance damascene metal gate MOS-FETs for 0. 1-µm regime. IEEE Trans Electron Devices, 2000, 47: 1028
- [7] Hitoshi W, Yukishige S, Kiyoshi T, et al. A novel W/TiN<sub>x</sub> metal gate CMOS technology using nitrogen-concentration-controlled TiN<sub>x</sub> film. IEDM Tech Dig ,1999:253
- [8] Yang H,Brown G A. A comparison of TiN process for CVD W/ TiN gate electrode on 3-nm gate oxide. IEDM Tech Dig ,1997 :459
- [9] Li Ruizhao, Xu Qiuxia. Damascene W/ TiN gate MOSFETs with improved performance for 0. 1-µm regime. IEEE Trans Electron Devices ,2002 ,49 :1891
- [10] Yamada T. The metal gate MOS reliability with the improved sputtering process for gate electrode. IEDM Tech Dig ,1999 :319
- [11] Lee D H. Characteristics of CMOSFETs with sputter-deposited W/ TiN stack gate. Symp VLSI Technology Dig Tech Papers ,1995:119
- [12] Vandooren A, Egley S, Zavala M, et al. Ultra-thin body fullydepleted SOI devices with metal gate (TaSiN) ,high K(HPO<sub>2</sub>) dielectric and elevated source/drain extensions. IEEE International SOI Conference ,2002 :205

## TiN 栅薄膜全耗尽 SOI CMOS 器件

#### 连 军 海潮和

(中国科学院微电子研究所,北京 100029)

摘要:制备并研究了 TIN 栅薄膜全耗尽 SOI CMOS 器件,并对其关键工艺进行了详细阐述.相对于双多晶硅栅器件, 在不改变阈值电压的前提下,可以减小 nMOS 和 pMOS 的沟道掺杂浓度,进而提高迁移率.由于 TIN 的功函数处于中 间禁带,在几乎相同的调整阈值注入剂量下,可以得到对称的阈值电压.当顶层硅膜厚度减小时,可以改善短沟道 效应.

关键词: FDSOI; CMOS; 中间禁带功函数; TiN
EEACC: 2560
中图分类号: TN386 文献标识码: A 文章编号: 0253-4177(2005)01-0006-05

连 军 男,1976年出生,博士研究生,主要从事全耗尽 SOI CMOS 器件及电路的研究. Email :junlian @hotmail.com 海潮和 男,1942年出生,研究员,博士生导师,主要从事 SOI SRAM、抗辐射电路以及 BiCMOS 电路的研制. 2004-04-04 收到,2004-07-26 定稿