Bandwidth Design for CMOS Monolithic Photoreceiver *

Nian Hua¹, Mao Luhong¹, Li Wei¹, Chen Hongda², and Jia Jiuchun²

(1 School of Electronic and Information Engineering, Tianjin University, Tianjin 300072, China)

(2 State Key Laboratory of Integrated Optoelectronics, Institute of Semiconductors,

Chinese Academy of Sciences, Beijing 100083, China)

Abstract: A monolithic photoreceiver which consists of a double photodiode (DPD) detector and a regulated cascade (RGC) transimpedance amplifier (TIA) is designed. The small signal circuit model of DPD is given and the bandwidth design method of a monolithic photoreceiver is presented. An important factor which limits the bandwidth of DPD detector and the photoreceiver is presented and analyzed in detail. A monolithic photoreceiver with 1. 71 GHz bandwidth and 49dB transimpedance gain is designed and simulated by applying a low-cost 0. 6µm CMOS process and the test result is given.

Key words: double photodiode; optoelectronics integrated circuit; photoreceiver

EEACC: 4235; 2560B

CLC number: TN364⁺. 2 **Document code:** A **Article ID:** 0253-4177 (2005) 04-0677-06

1 Introduction

Electrical interconnects on boards and between boards have been becoming a problem due to the increase of chip and system clock frequencies. Optical interconnects and optical data transmissions via fibers are alternative to avoid the problem^[1]. Photoreceiver is a key device in optical interconnects and optical data transmissions. To achieve high speed and high volume, the integration of the photodetector with the required circuitry is desirable for optical receiver. The optoelectronic integrated circuit (OEIC) receiver will be needed in the next years for optical interconnects and optical data transmissions.

Most modern CMOS and BiCMOS processes implement self-adjusting well formation and require only the lithography step for the formation of both n and p type wells^[2]. The p type doping concentration in an n^+/p^- substrate photodiode is

consequently higher than 10^{16} cm⁻³, and the spacecharge region is very thin. Therefore, a large portion of the carriers is photo-generated outside the space-charge region and a large contribution of slow carrier diffusion to the photocurrent leads the bandwidth to be less than 7MHz. To avoid slow diffusion of photo-generated carriers without conducting additional process steps, a double photodiode (DPD) was suggested by Woodward and Krishnamoorthy^[3,4]. The DPD detectors can be fabricated in commercial CMOS technologies without any process modification. Their OEIC receiver can operate at 1 Gbit/s in 0.35 \mu m CMOS process^[4,5]. However, the design method of the amplifier in the OEIC receiver was not presented in Ref s. [4,5] and the desired performance is difficult to achieve in a 0. 6µm CMOS process; besides, the amplifier instability might be high due to their simple circuit structures.

In general, wide-band transimpedance amplifiers (TIAs) are the necessary front-ends for opto-

^{*} Project supported by National High Technology Research and Development Program of China (Nos. 2002AA312240, 2003AA312040)

Nian Hua female, was born in 1959, engineer. She is engaged in research on computer simulation and calculation for circuits.

Received 7 July 2004, revised manuscript received 21 October 2004

©2005 Chinese Institute of Electronics

electronic communication systems. To achieve higher gain and to get wider bandwidth, Park and Yoo [6,7] demonstrated a 2.5 GHz regulated cascade (RGC) TIA in a 0.6 µm CMOS process. But their design method is just useful for RGC TIA not for a monolithic photoreceiver because the photodiode model they used is a PIN (positive, intrinsic, and negative region diode) model, which can not be manufactured in standard CMOS process. In addition, although the RGC TIA can efficiently isolate the large junction capacitance of the photodiode, the slow diffusion carrier of any photodiode manufactured in standard CMOS process will affect bandwidth of photoreceiver, to which their report [6,7] did not take into account.

In this paper, we will demonstrate the bandwidth design method for an OEIC receiver. And we will firstly (to our knowledge) give a circuit model of the DPD detector. The simulation results and the chip photograph of the photoreceiver will be also illustrated.

2 Structure and model of DPD detector

DPD is a CMOS-process-compatible detector. Figure 1 shows its cutaway sketch^[3,4]. p-diffusion is connected to the transimpedance amplifier, n-well is tied to the detector bias (positive) and the guard ring is grounded. So, this structure forms two junctions:n-p junction of n-well to p-substrate and p-n junction of p-diffusion to n-well. The n-well region is surrounded by the grounded p guard ring. Inside the n-well, an interdigitated network of the p source-drain material forms the active terminal of the detector. The n-well is tied to the detector bias and intends to screen the active terminal from the slowly responding bulk-generated carriers.

High capacitance is generally believed to be the main reason of limiting the detector 's speed, but we have found a remarkable restrictive factor by the method of device simulation. Though the




Fig. 1 Cross section of DPD detector structure

slow carrier diffusion in p-substrate can be avoided by applying two vertically arranged p-n junctions, it is unavoidable that the hole carrier diffuses slowly to the p-n junction in n-well. The noticeable slow speed of the hole carrier brings the DPD detector a delay time. Through a detailed simulation of the carrier movement [8], we can reasonably assume that the diffusing distance of the hole carrier is $1/2 \sim 1/3$ of the depth of the n-well. Then, the circuit model of DPD detector which has taken the limitation factor into account can be deduced.

The circuit model of DPD detector can be obtained by consulting the circuit model of PIN photodiodes which has been presented in Ref. [9]. We can ignore the delay time generated by p-diffusion and depletion region. Then the current equation can be written as

$$I_{\rm op} = C_{\rm n0} \frac{{\rm d}V_{\rm p}}{{\rm d}t} + \frac{V_{\rm p}}{R_{\rm p}} + \frac{V_{\rm p}}{R_{\rm pd}} + {}_{\rm p} P_{\rm in} + I_{\rm po}$$
 (1)

$$I_{\rm J} = I_{\rm p} + I_{\rm i} + C_{\rm j} \frac{\mathrm{d}V_{\rm i}}{\mathrm{d}t} + I_{\rm s} \qquad (2)$$

where I_{op} is the photo-generation current in n-well, C_{n0} is a constant and it can be thought as a capacitance, $V_P = \frac{qP_n}{C_{n0}}$, q is the electronic charge, P_n is the total excess holes in n-well, $R_P = \frac{P}{C_{n0}}$, P_p is the hole lifetime in n-well, $P_p = \frac{P}{C_{n0}}$, P_p is the hole carrier in n-well, $P_p = \frac{P}{C_{n0}}$, P_p is the distance of the drifting hole carrier in n-well, P_p is the diffusion length of hole in n-well, P_p is a steady state value for the optical input, P_p is the output current of DPD detector, P_p is the photo-generation current in depletion region, P_p is the depletion region.

is the junction capacitance, I_s is the dark current under the inverse bias state, and it is independent of V_j . Let

$$egin{array}{llll} V_{
m p} &=& V_{
m p0} &+& V_{
m p} \;, & I_{
m p} &=& I_{
m p0} &+& I_{
m p} \;, \\ I_{
m op} &=& I_{
m op0} &+& I_{
m op} \;, & I_{
m i} &=& I_{
m i0} &+& I_{
m i} \;, \\ V_{
m i} &=& V_{
m j0} &+& V_{
m i} \;, & & & & \end{array}$$

where $V_{\rm p0}$ is the steady state value of $V_{\rm p}$, etc., the disturbance equations of (1),(2) are given by

$$I_{\rm op} = C_{\rm n0} \frac{\mathrm{d} V_{\rm p}}{\mathrm{d}t} + \frac{V_{\rm p}}{R_{\rm p}} + \frac{V_{\rm p}}{R_{\rm pd}}$$
(3)

$$I_{j} = I_{p} + I_{i} + C_{j} \frac{d V_{i}}{dt}$$
 (4)

where $I_p = \frac{V_p}{R_{pd}}$. Although $_p P_{in}$ is not a steady state value for the optical input, it is very small and independence of V_p , so it can be ignored in the disturbance equations. From Eqs. (3), (4), the small signal model for DPD detector can be constructed (see Fig. 2). R_s is the contact resistance.




Fig. 2 Small signal model of DPD detector

3 Analysis of RGC TIA circuit and bandwidth of photoreceiver

Figure 3 shows the schematic diagram of a RGC TIA^[6,7]. M1 and M2 make up of the RGC input stage and form the first gain stage. Due to the low impedance characteristics of the RGC circuit, the total input capacitance determines the non-dominant pole of the amplifier. A common drain stage (M3) is inserted between the RGC input stage and the transconductance stage, and works as a voltage follower. Without this voltage follower stage, the large input capacitance of M4 will restrict the potoreceiver 's bandwidth. Meanwhile, this inserted voltage follower reduces the open-loop gain. Therefore it is necessary to optimize the size of M3 for the desired bandwidth and gain. The common source stage (M4) is the second voltage

gain stage. For wide bandwidth, its gate-width should be selected to be small because of C_{gs4} . M5 and M6 are output buffers.




Fig. 3 Schematic diagram of RGC TIA

The input impedance of the RGC TIA can be yielded by small signal analysis,

$$Z_{\rm in} = \frac{1}{g_{\rm m1} \left(1 + g_{\rm m2} R_2\right)} \tag{5}$$

where $1 + g_{m2} R_2$ is the voltage gain of the local feedback stage (M2 and R_2). The input impedance is so small that it efficiently isolates the large input parasitic capacitance, resulting in a potential for wideband width. The dominant pole of the amplifier is determined by the time constant (1) at the highest impedance node which is the drain of M1,

$$_{1} = (R_{1} R_{fm}) (C_{d1} + C_{g3} + C_{fm}) = \frac{1}{(6)}$$

where $C_{\rm dl}$ is the total drain capacitance of M1, $C_{\rm g3}$ is the total gate capacitance of M3, $R_{\rm fm}$ and $C_{\rm fm}$ are the Miller's equivalent resistance of the feedback resistance $R_{\rm f}$ and Miller's equivalent capacitance of the parasitic capacitance of $C_{\rm f}$, respectively. $R_{\rm fm}$ and $C_{\rm fm}$ are given by

$$R_{\rm fm} = \frac{R_{\rm f}}{1 + g_{\rm m4} R_4} \tag{7}$$

$$G_{\rm m} = \frac{C_{\rm f}}{1 + g_{\rm m4} R_4} \tag{8}$$

There are several other non-dominant poles in the RGC TIA, which have been detailedly analyzed in Refs. [6,7]. In order to analyze RGC TIA and DPD together we can neglect the other non-dominant poles in RGC TIA.

Two poles are determined by the time constant (2) and (3) at the circuit model of the DPD

detector in Fig. 2,

$$_{2} = C_{n0} (R_{p} R_{pd}) = \frac{1}{2}$$
 (9)

$$_3 = C_j (R_s + Z_{in}) = \frac{1}{_3}$$
 (10)

For the low-pass characteristic with three poles, we get

$$A(j) = \frac{A_{low}}{(1 + j - 1)(1 + j - 2)(1 + j - 3)}$$
(11)

where A_{low} is the low-frequency gain. At 3dB frequency, the denominator of Eq. (16) should be

$$\left| (1 + j - 1) (1 + j - 2) (1 + j - 3) \right| = \sqrt{2} \quad (12)$$

or

$$\begin{vmatrix} 1 - j - x - x - x - j & -1 \\ \frac{2}{1 - 2} + \frac{2}{1 - 3} + \frac{2}{2 - 3} & -1 \end{vmatrix} = \sqrt{2}$$

Assuming $\langle \int_{i}^{\infty} j(i,j=1,2,3)$ and i=j), the all product terms can be neglected. The one imaginary term will remain when

$$\frac{1}{2} = \frac{1}{2} + \frac{1}{2} + \frac{1}{3} = 1 + 2 + 3 \tag{13}$$

where is the effective 3dB frequency and is the sum of three time constants. Thus, the - 3dB bandwidth of the OEIC receiver $f_{\rm 3dB}$ is approximately given by

$$f_{3dB} = \frac{1}{2 \ (\ _1 \ + \ _2 \ + \ _3)} \cong \\ (1 + g_{m4} R_4)/\{2 \ R_f (\ C_{d1} \ + \ C_{g3} \ + \frac{C_f}{(1 + g_{m4} R_4)}) \ + \\ 2 \ (1 + g_{m4} R_4) (\ C_{n0} R_{pd} \ + \ C_f (\ R_s \ + \ Z_{in}))\} \qquad (14)$$
 According to Eq. (14) ,for wider bandwidth , R_{pd} should be reduced ,that means W_n should be reduced according to $R_{pd} = \operatorname{ch}(W_n/L_p) - 1$. The W_n is determined by selecting CMOS process and has the relationship with the depth and the doping concentration of the n-well in the DPD. The other factors to increase bandwidth are the C_f and C_f (the series resistor C_f of the DPD detector is very small) , C_f is determined by the area of the DPD detector , C_f can be controlled by choosing the input stage of the RGC TIA. C_f also should be increased. Nevertheless , the affection degree of the junction

capacitor C_j for 3dB bandwidth is not obvious, because the input impedance Z_{in} is very small due to the structure of the RGC input stage.

4 Simulation results

Figure 4 shows that W_n and area of the DPD detector have obviously different influence on the bandwidth of the monolithic photoreceiver. W_n is the diffusing distance of the hole carrier and it is about $1/2 \sim 1/3$ of the depth of the n-well. For a 0.6 μ m CMOS process, the depth of n-wells is approximately $1 \sim 2\mu$ m, then W_n is about 0.3 \sim 1.0 μ m. In Fig. 4(a), when the area of the DPD detector is fixed at 20 μ m ×20 μ m and W_n value changes from 0.3 to 1.0 μ m, the bandwidth will decrease from 2.73 to 0.49 GHz correspondently. When W_n is fixed at 0.4 μ m and the area of the DPD detector increases from 10 μ m ×10 μ m to 40 μ m ×40 μ m, the bandwidth merely decreases from 2.65 to 1.88 GHz correspondently in Fig. 4 (b). Com-




Fig. 4 Bandwidth of the monolithic photoreceiver based on different W_n (a) and different area (b) of the DPD detector

Area/µm2

30×30

40×40

20×20

10×10

pared with the two figures, the area of the DPD detector is less limitative to the bandwidth because of the lower input impedance in the RGC input stage that can efficiently isolate the large DPD detector junction capacitance G_i . The junction capacitance G_i of $10\mu \text{m} \times 10\mu \text{m}$ is about 25fF and G_i of $40\mu \text{m} \times 40\mu \text{m}$ is about 400fF. Thus, we can select the proper CMOS process, which can make W_n value smaller for wider bandwidth. Meanwhile, we can properly use larger area 's DPD detector which can increase its performance when W_n is small enough.

5 Optimization design and manufacture for photoreceiver

Available receiver bandwidth is optimized under the given input optical power and detector area. The model parameters are from CSMC-HJ 0. 6µm CMOS process, a foundry in Wuxi, China. The simulation results of the RGC TIA are 3. 38 GHz bandwidth and 51. 1dB transimpedance gain. The simulation results of the photoreceiver with a 20µm ×20µm DPD are 1. 71 GHz and 49dB.

This photoreceiver has been realized in CSMC-HJ 0. 6µm CMOS process through MPW in China. Figure 5 shows the chip photograph of the photoreceiver.




Fig. 5 Chip photograph of the photoreceiver

Figure 6 shows the optic frequency response of the photoreceiver, with input light of 0.7 mW on the photoreceiver. The experimental system consists of a high speed optical transmitter model, NF1780, New Focus, and a network analyzer, HP8757C. From this figure the optic frequency response is about 1.6 GHz. The result is very near the design bandwidth.




Fig. 6 Optic frequency response of the photoreceiver

References

- [1] Zimmermann H, Heide T, Ghazi A. Monolithic high speed CMOSphotoreceiver. IEEE Photonics Technol Lett, 1999, 11(2):254
- [2] Zimmermann H ,Fortsch M. Advanced silicon OEICS. Semiconductor Conference ,2002 ,1:153
- [3] Zimmermann H, Kieschnich K, Herise M, et al. BiCMOS OE-IC for optical storage systems. Electron Lett, 1998, 34 (19): 1875
- [4] Woodward T K, Krishnamoorthy A V. 1-Gb/s CMOS photoreceiver with integrated detector operating at 850nm. Electron Lett ,1998 ,34(12):1252
- [5] Woodward T K, Krishnamoorthy A V. 1-Gb/s integrated optical detectors and receivers in commercial CMOS technologies. IEEE J Quantum Electron, 1999, 5(2):146
- [6] Park S M, Yoo H J. 2. 5 Gbit/s CMOS transimpedance amplifier for optical communication applications. Electron Lett, 2003,39(2):211
- [7] Park S M, Yoo H J. 1. 25-Gb/s regulated cascode CMOS transimpedance amplifier for Gigabit Ethernet applications. IEEE
 J Solid-State Circuits, 2004, 39(1):112
- [8] Mao Luhong, Chen Hongda, Wu Ronghan, et al. Simulation and design of a CMOS process compatible high speed Si-photodetector. Chinese Journal of Semiconductors, 2002, 23(2):115 (in Chinese) [毛陆虹,陈弘达,吴荣汉,等.与 CMOS 工艺兼容的硅高速光电探测器模拟与设计.半导体学报, 2002, 23(2):115]
- [9] Chen Weiyou ,Liu Shiyong. PIN avalanche phototdiodes model for circuit simulation. IEEE J Quantum Electron ,1996 ,32 (12) :2105

CMOS 单片光接收机的带宽设计*

粘 华! 毛陆虹! 李 炜! 陈弘达² 贾久春²

(1 天津大学电子信息工程学院,天津 300072) (2 中国科学院半导体研究所 集成光电子学国家重点实验室,北京 100083)

摘要:设计了一个由调节型级联跨阻抗放大器(TIA)和双光电二极管(DPD)构成的光电集成接收机.给出了DPD小信号电路模型和单片集成光接收机的带宽设计方法,给出限制DPD和光接收机带宽的重要因素,分析和模拟了这个光电集成接收机的带宽,用低成本的0.6µm CMOS工艺设计出1.71 GHz 带宽和49dB 跨阻增益的接收机,并给出测试结果.

关键词: 双光电二极管; 光电集成电路; 光接收机

EEACC: 4235; 2560B

中图分类号: TN364⁺.2 文献标识码: A 文章编号: 0253-4177(2005)04-0677-06

^{*} 国家高技术研究发展计划资助项目(批准号:2002AA312240,2003AA312040) 粘 华 女,1959年出生,工程师,从事电路的计算机模拟和计算工作.