Photon ic AND Gate Based on Hybrid Integration of GaAs VCSEL and GaAsM ISS*

Kang Xuejun (康学军), Lin Shim ing (林世鸣), Liao Qiwei (廖奇为), Gao Junhua (高俊华), Cheng Peng (程 澎), Liu Shi'an (刘世安), Wang Qim ing (王启明)

(State Key Laboratory on Integrated Optoelectronics, Institute of Semiconductors, The Chinese A cademy of Sciences, Beijing 100083)

Du Guotong (杜国同), Liu Ying (刘 颖), Li Xuem ei (李雪梅)

(State Key Laboratory on Integrated Optoelectronics, Jimlin University, Changchun 130023)

Abstract The photonic AND gate based on the hybrid integration of GaA s Vertical Cavity Surface Emitting Laser (VCSEL) and Metal-Insulator-Semiconductor-Switch (MISS) is reported. The GaA s VCSEL is fabricated by selective etching and selective oxidation. The Ultra-Thin semi-Insulating layer (UTI) in the GaA s MISS is formed by using oxidation of AIAs, which is grown by Molecular Beam. Epitaxy. The accurate control of UTI thickness and the processing compatibility between VCSEL and MISS are solved by this growth procedure U sing one VCSEL and two MISSs, we have fabricated a photonic AND gate. The experiment results are described. This device can be applied in free-space optical interconnection or optical calculation.

PACC: 4255P, 6855; EEACC: 0520, 4320J

1 Introduction

Vertical-cavity surface-em itting laser (VCSEL)-based photonic switches and photonic logic gates are well suited for applications in parallel optical processing and interconnections because of their compactness, surface-normal format, functional flexibility, low beam divergence, high optical gain and contrast Recently, with the rapid progress of low threshold surface emitting lasers, several research groups have reported optical logic devices based on the integration of VCSELs and Heterojunction PhotoTransistors, or VCSELs and

^{*} This work was supported by the National Nature Science Foundation of China (Grant No. 69687003, 69896260).

Kang Xuejun (康学军) was born in 1963, Ph D, assistant professor, his current research interest is semiconductor optoelectronics

L in Shim in (林世鸣) was born in 1945, Professor, his current research interest is semiconductor optoelectronics Wang Q in ing (王启明) was born in 1933, Professor, An A cademician of Chinese A cademy of Sciences, his current research interest is semiconductor optoelectronics

Heterojunction Bipolar Transistors^[1,2].

In this letter, we proposed and demonstrated, for the first time, the Boolean logic AND using VCSEL and GaAs Metal-Insulator-Semiconductor-Switch (MISS). The Ultra-Thin semi-Insulating layer (UTI) in the GaAs MISS is formed by using oxidation of AIAs, which is grown by Molecular Beam Epitaxy (MBE). The accurate control of UTI layer and the processing compatibility between VCSEL and MISS are solved by this growth procedure. If a VCSEL is connected with two MISSs, the integrated device can be used as a photonic AND gate. A low optical switching power (10µW) for an AND gate has been achieved. We also can fabricate photonic switch or NOT logic gate by integrating VCSEL and MISS, more complex Boolean functions can be carried out by cascading sequential logic gate arrays. The hybrid integrated photonic AND gate can be applied in optical calculation or free space optical interconnection.

2 Device design and fabrication

2 1 Fabrication and characterizations of GaAs VCSEL

The GaA s/A lGaA s VCSEL structure was grown by MBE on an Si-doped $(3 \times 10^{18} \, \mathrm{cm}^{-3})$ GaA s substrate The top mirror consists of a 16 periods Be-doped $(3 \times 10^{18} \, \mathrm{cm}^{-3})$ A lA s/A lo 1Gao 9A s D istributed B ragg R eflector (DBR) containing A lo 4Gao 6A s step-layers to reduce the series resistance associated with the heterobarrier offset, followed by Be-doped $1/2\lambda$ -thick A lo 25 Gao 75 A s $(3 \times 10^{18} \, \mathrm{cm}^{-3})$ cladding layer, an undoped 2λ -thickness GaA s active layer and a Si-doped $1/2\lambda$ -thick A lo 25 Gao 75 Gao 75 A s $(2 \times 10^{18} \, \mathrm{cm}^{-3})$ cladding layer, and the bottom mirror is composed of a 30 5 periods Si-doped $(2 \times 10^{18} \, \mathrm{cm}^{-3})$ quarter-w ave A la s/A lo 1Gao 9A s DBR.

The processing steps of VCSEL structure were as follows: first, the wafer was nonselectively etched passing through p-DBR and active layer down to n-DBR, to from a 70 x $70\mu\text{m}^2$ square measas. Then the active layer, which was transversely etched into $36 \times 36\mu\text{m}^2$ by using (NH₄OH+ H₂O₂) selective solution. The ratio of selective etching rates K is 35 for $x \ge 0.16$ (K = etching rate of GaA s/etching rate of A l₂Ga_{1-x}A s), when pH = 8.35 ± 0.05 Therefore, only active region was etched. Then the space layers of A lo 25 Gao 75A s and A la 4Gaa 6A s were nonselectively etched by using H3PO4+ H2O2+ H2O solution A fter that, the two A A s layers adjacent to active layer were exposed. Then, at 420, the two exposed A A s layers, including the A A s layers in the p-DBR region, were laterally oxidized by the H₂O vapor carried by N itrogen, leaving the GaA s in active region and A l_xGa_{1-x}A s in DBR region unoxidized. The oxidized regions in the two A A s layers serve as current constriction layers The oxidation rate was 1. 0 µm/m in Therefore, after 16m in of oxidation, the current aperture of $4 \times 4 \mu \text{m}^2$ was formed in the center of the active region and the unvoxidized region of p-DBR was $38 \times 38 \mu \text{m}^2$, which formed the conducting path. It decreases the series resistance and optical leakage from the waveguide The polyimide was glued to bind mesas to enhance the mechanical strength of the VCSEL structure, and a thick patterned

SNO layer was deposited to isolate devices on the wafer At last, the p contact was made with Cr/A u and the n contact with A u GeN i/A u, respectively.

The *I-V* characteristics of VCSEL are same as the *I-V* characteristics of the typical diode. Their forward voltages are about 1. 2^{-1} 1. 4V, and the reverse breakdown voltages are larger than 6.0V, the series resistance are about 60^{-1} 80 Ω , the lasing wavelength is 860nm, the typical threshold current is 6mA. The minimum threshold current is 3.8mA, which is contributed to the small current aperture $(4 \times 4\mu\text{m}^2)$ on both sides of A IA's layers adjacent to the active region and the index waveguide formed by the index step between un-oxidized region (2.96) and oxidized region (1.6) in the A IA's layers. The output optical powers are larger than 1mW, the angles of divergence are less than 7.8. The rise times of output optical pulses is estimated to be less than 100ps

2 2 Fabrication and characterizations of GaAsM ISS

The structure of M ISS is shown in Fig. 1. The attractive features of M ISS device include suitable current, voltage and output power levels for OEIC (Opto-Electronic Integrated Circuit), high switch speed and high sensitivity to light or current injection. In general, on silicon substrate, dry oxidized SiO₂ was employed as the U ltra-Thin semi-Insulating layer (U T I) of M ISS. The thickness of U T I is about 3~5nm. Obviously, it is very difficult to control the thickness and uniform ity of U T I layer by this oxidation procedure W e implemented M ISS directly on GaAs substrate, considering the compatibility of processing and light wavelength. The epi-structure of GaAs M ISS was grown by MBE on a p-type GaAs substrate. It consists of a 0.5 μ m-thick Be-doped GaAs buffer layer (1 × 10¹⁹cm), a 1.4 μ m-thick Si-doped (1 × 10¹⁶cm) GaAs layer and 3nm-thick A IAs layer. The U T I of the GaAs M ISS was formed by using wet oxidation of the A IAs layer, the oxidation process is same as that was used in fabricating V CSEL. The wafer planar process consists of four steps: 1) forming U T I A μ 0 layer by wet oxidation, 2) etching V-groove for electrical insulation, 3) depositing patterned dielectric SNO on A μ 1.0 layer, 4) evaporating top and bottom electrodes

The performance of the device is determined by the thickness of the structure layers and the doping concentration. The designed device works in the punchthrough mode, its leakage current at forward-biased high-impedance state is given by

$$I = \frac{nA}{\tau_{\rm g}} \left(\frac{q \in V}{2N_{\rm d}} \right)^{1/2}, \tag{1}$$

where n_i is the intrinsic carrier concentration, A is the area of the upper electrode, τ_g is the life of m inority in the surface depletion region, q is electron charge, V is the biased voltage, V is the dopant concentration in the n-type layer, ϵ_i is the dielectric constant of the semi-conductor.

The switching voltage V s of M ISS (in dark) is given by

$$V_{s} = qN_{d}(W_{n} - W_{j})^{2}/2\epsilon_{s}, \qquad (2)$$

where W_n is the thickness of n-type epitaxial layer, W_j is the depletion layer width of the p-

n junction.

The characteristics of devices depend on UTI layer thickness Figure 1 shows the I-V characteristics of M ISS. Two stable states, a high impedance "off" state and a low impedance "on" state, in a certain region are evident At the switching point s, the switching voltage V_s is near 8 5V, and current I_s is 0.005mA, and at the lowest holding point h, the holding voltage V_h is 2 2V, and current I_h is 0 0 lmA, the switching time τ is less than 1ns

Figure 2 shows the changing of V = 0 of M ISS with incident optical power P = 0. The experimental variation V s with P in was obtained by directing a GaA s semiconductor laser beam onto the light window of M ISS. In Fig. 2, the threshold optical power required to reduce the switching voltage to 90% of its intrinsic value is 6μ W.




Figure 1 I-V characteristics of M ISS The insert is the schematic structure of M ISS




Figure 2 The change of switching voltage of M ISS with the incident optical power The wavelength of incident optical is 850nm

The optical control sensitivity of M ISS is given by:

$$S_{b} = \frac{\partial V_{s}}{\partial P_{in}}.$$
 (3)

From Fig. 2, in the linear region, we get: $S_b = 0.5 \text{V}/\mu\text{W}$. But, if $V_s < 6.0 \text{V}$, the sensitivity is reduced. The reason is that the incident optical power can not be absorbed effectively within the surface depletion region when V_s is less than 6 0V. Consequently, more optical power is required to switch the device This emphasizes the importance of designing the M ISS such that maximum absorption of the optical radiation occurs within the surface depletion region.

2 3 Fabrication and characterizations of the hybrid integrated photonic AND gate

Figure 3 shows the diagram of photonic AND gate based on the hybrid integration of VCSEL and M ISSs and its equivalent circuit Two GaAs M ISS are connected with one GaA s V C SEL. The Integrated V C SEL M ISS (IVM) device is biased at a voltage below V s $(V_s = 8.5 \text{V}, V_{EC} = 7.0 \text{V})$. In the dark, two M ISSs are at "off" state W hen the incident light $(\lambda = 850 \text{nm})$ power is larger than $10 \mu\text{W}$, the two M ISSs can be switched from highimpedance low-current "off" state to low-impedance high-current "on" state

In Fig. 3, when the incident light power is larger than $10\mu W$, A or B M ISS can be switched on, the current flows through the A or B M ISS and the VCSEL can be estimated as follows:

$$I_{A} = \frac{V_{EC} - V_{j} - V_{h}}{R_{L} + R_{V} + R_{A} + r_{A}},$$
(4)

where $V_{EC} = 7.0 \text{V}$, $V_j = 1.4 \text{V}$, $V_h = 2.2 \text{V}$, r_A is the "on" state resistance of M ISS, $r_A \cong 1\Omega$, R_V is the differential resistance of VCSEL on its lasing mode, $R_V \cong 100\Omega$, $R_L = 200\Omega$




Figure 3 The schematic structure of the hybrid integrated device of a VCSEL and a GaA sM ISS and its equivalent circuit

- (a) the cross section of the hybrid integrated device of VCSEL M ISS,
- (b) the equivalent circuit of "AND "gate

For performing the AND logic, I_A and I_B should be given by:

$$\begin{cases} I_{A} = I_{B} < I_{th} \\ I_{A} + I_{B} > I_{th} \end{cases}$$
(5)

or:

$$1/2I_{\rm th} < I_{\rm A} = I_{\rm B} < I_{\rm th} \tag{6}$$

U sing typical values given above, we get $265\Omega < R_A < 832\Omega$ and 3 0mA < I_A (or I_B) < 6.0mA. In this case, only one M ISS (A or B M ISS) is switched on by the incident light ($P_{\rm in} > 10 \mu {\rm W}$), the current through the VCSEL is less than its threshold current Therefore, the VCSEL is in a light-emitting-diode mode with small optical output When two

M ISSs are switched on by the incident light at the same time, the current flow through the VCSEL is $I_A + I_B$, which is larger than the threshold current And the VCSEL is driven to lasing. This constitutes the photonic logic AND function. The truth table of the photonic logic AND is shown in Table —

Table 1 The truth table of the photonic logic AND

PA (A M ISS)	P _B (B M ISS)	Pout (VCSEL)
0	0	0
0	1	0
1	0	0
1	1	1

A proposed monolithic version of devices is under studying. The IVM devices can be processed by standard IC processes and selective etching. The operation of a two-dimensional array of the monolithic IVM devices requires only two electrical wires for one common electrical bias. The third wire (input data from previous IVM devices) will be supplied in the form of a laser beam array. Therefore, the electrical system integration will be simple And the optical system will also be simple and robust

3 Conclusion

In summary, we have demonstrated a photonic AND gate based on the integration of GaAs VCSEL and M ISS devices The GaAs VCSEL is fabricated by selective etching and selective oxidation. The UTI of the GaAsM ISS is formed by using oxidation of AlAs that is grown by MBE. The accurate control of UTI thickness and the processing compatibility between VCSEL and M ISS are solved by this procedure U sing one VCSEL and two M ISSs, we constructed a photonic AND gate The experiment results are discribed. This device can be applied in optical calculation or free-space optical interconnection A proposed monolithic version of WM devices is under studying.

Acknowledgment The authors would like to thank M iss W ang Hongjie, Luo Liping, Zhang Chunhui, Mr Zhu Jialian of State Key Laboratory on Integrated Optoelectronics (Institute of Semiconductors, The Chinese A cademy of Sciences) for their technical assistants

References

- [1] M. H. Macdougal, P. D. Dapkus, V. Pudikov et al., IEEE Photonics Technol Lett., 1995, 7: 229~231.
- [2] Y. Hayashi, T. Mukaihara, N. Hatori et al., Electron Lett., 1995, 31: 560~ 562
- [3] G.M. Yang, M. H. MacDougal and P. D. Dapkucs et al., Electron Lett., 1995, 31: 886~888
- [4] J. Cheng, P. Zhou et al., IEEE J. Quantum Electron., 1993, 29(2): 741~755.
- [5] T. Yamamoto and M. Morimoto, Appl Phys Lett, 1972, 20: 269.
- [6] R. P. Bryan, G. R. Olbright et al., Electron Lett., 1991, 27(11): 894~894
- [7] R. S. Geels, S. W. Corzine et al., IEEE Photonics Technol Lett., 1990, 2: 234~236
- [8] X. J. Kang, S. M. Lin, J. H. Gao, et al., Chinese Journal of Semiconductors, 1996, 17(11): 873~876
- [9] H. Gao, S.M. Lin, X. J. Kang, ACTA Photonica Sinica, June 1996, 26(6): 522~526