## Status and Trends in Advanced SOI Devices and Materials

Balestra Francis<sup>†</sup>

(Institut de Micro électronique, Electromagn élisme et Photonique, Grenoble 38016, France)

**Abstract :** A review of recently explored effects in advanced SOI devices and materials is given. The effects of key device parameters on the electrical and thermal floating body effects are shown for various device architectures. Recent advances in the understanding of the sensitivity of electron and hole transport to the tensile or compressive uniaxial and biaxial strains in thin film SOI are presented. The performance and physical mechanisms are also addressed in multi-gate Si,SiGe and Ge MOSFETs. New hot carrier phenomena are discussed. The effects of gate misalignment or underlap, as well as the use of the back gate for charge storage in double-gate nanodevices and of capacitorless DRAM are also outlined.

Key words:SOI MOSFETs; strain effects; multi-gate devices; new memoriesEEACC:2560RCLC number:TN386Document code:Article ID:0253-4177 (2006) 04-0573-10

#### 1 Introduction

SOI devices are the best candidates for the ultimate integration of ICs on silicon. The flexibility of the SOI structure and the possibility of realizing new device architectures allow us to obtain optimum electrical properties in low power and high performance circuits. These transistors are also promising for high frequency and memory applications<sup>[1~3]</sup>. In this paper ,an overview of recently explored effects in advanced SOI devices and materials is given. The advantages and disadvantages of several new device architectures are also addressed.

# 2 Physical mechanisms in advanced SOI MOSFETs

Ultra-thin gate oxide (sub-2nm) leads to direct gate tunneling currents<sup>[4]</sup> that consist of three main streams of carriers (Fig. 1). In SOI PD MOS-FETs ,the floating body of the device is isolated by the BOX and charged by the direct tunneling currents , $J_{\rm EVB}$  and  $J_{\rm HVB}$ . When a floating-body device is biased in inversion ,the body is mainly charged by a hole current resulting from the tunneling of valence band electrons into the gate ( $J_{\rm HVB} \ll J_{\rm EVB}$ ). When

biased in accumulation, the body is charged with electrons coming from the gate conduction band. These currents strongly affect the body potential of the PD devices, giving rise to the gate-induced floating body effect (GIFBE). The different gate current contributions are plotted in Fig. 1 to illustrate the body-charging mechanism.



Fig. 1 Tunneling current components in an m-MOS-FET

A direct consequence of the GIFB E is the sudden increase of the drain current for  $V_g$  close to 1. 1V. At this voltage, the gate-to-body current  $(I_{gb})$  charges up the body, and the drain current increases. This "kink-like" effect gives rise to a strong second peak in transconductance (up to 40 % increase), which clearly appears in Fig. 2 for low drain biases.

<sup>\*</sup> Project partially supported by the European Network of Excellence SINANO (silicon-based nanodevices, FP6, IST-1-506844-NE) † Corresponding author. Email: balestra @enserg. fr



Fig. 2 Normalized transconductance of a  $10\mu$ m wide n-MOSFET versus gate bias for various gate lengths

This figure illustrates the influence of the gate size on the GIFBE 's amplitude and position. The voltage corresponding to the onset of the 2nd peak of transconductance  $(G_m)$  is nearly independent of the gate length (and width) whereas the amplitude of the peak depends on the device geometry. The 2nd peak is clearly reduced as the gate length (or width) is shrunk down. It is usually reported that FBEs are reduced in short-channel devices by enhanced junction leakage or in narrow-channel devices by an increased recombination rate near the sidewalls. In both cases, the removal of majority carriers from the body is more efficient, so the body charging by  $I_{gb}$  is less effective, and hence the GIFBE is reduced. However, even in the smallest transistor, where both junction and sidewall contributions occur ,the role of the gate tunneling current remains significant.

The drain power spectral density also exhibits special behavior<sup>[4]</sup>. For  $V_g$  values less than the GIFBE onset gate voltage (around 1.  $1 \sim 1.2V$ ), conventional 1/f noise is observed, which is attributed to carrier fluctuations from the inversion layer due to carrier trapping/ detrapping in the vicinity of the silicon/SiO2 interface. An excess noise occurs, characterized by the superposition of a Lorentzianlike component over the 1/f noise, when the GIFBE is present. Similarly to FB PD SOI devices in saturation mode, a flat plateau is followed by a  $1/f^2$  roll-off at a given corner frequency. In this case ,the corner frequency shifts to higher frequencies as the drain bias increases : here , the front gate bias plays the role of the drain bias, and we have a similar behavior with frequency as the Kink-related excess noise.

From more than two decades for  $L = 10\mu$  m, the excess noise decreases to only one decade or less, and becomes almost insignificant for short devices  $(L = 0.20, 0.12\mu$ m). Figure 3 shows the calculated ratio between the maximal drain current power spectral density  $(S_{Id_{max}})$  and the minimal one  $(S_{Id_{min}}$ , value of the plateau at low  $V_g$  without GIFB E).



Fig. 3 Ratio between the maximal drain current noise  $(S_{Id_{max}})$  and the minimal one  $(S_{Id_{min}})$ , value of the plateau at  $V_g = 0.9V$ ) for m and p-MOSFETs

Two general features may explain these results. On the one hand ,the magnitude of the second transconductance peak is reduced as the channel length is shortened (FBEs are usually lowered by enhanced contributions from junctions), and the role of the gate current is partially offset, so that we notice a reduced contribution of the  $G_m$  2nd peak on the noise overshoot. On the other hand ,reducing the channel length causes an enhancement of the 1/f noise level, and this higher noise level probably masks the excess noise due to the GIFBE.

The GIFBE in a twin-gate (TG) structure (Fig. 4) is significantly reduced<sup>[5]</sup>.



Fig. 4 Twin-gate n-MOSFET

In particular ,the impact of the TG structure is pronounced on the Lorentzian noise overshoot (Fig. 5). This reduction results from a decrease in part of the EVB current that reaches the source junction (the holes from the slave part ( $T_s$ ) of the TG device are screened from reaching the source by recombination at the inner n<sup>+</sup> contact).



Fig. 5  $S_{Id}$  versus  $I_d$  for m-MOSFET (bold line) compared with the two TG combinations

A GIFBE is also observed in a fully depleted FinFET when a back gate bias is applied , leading to an accumulation at the bottom of the fin  $(Fig. 6)^{[6]}$ .



Fig. 6 Measured transconductance of a FD FinFET for different back gate biases  $L = 10 \mu \text{ m}$ 

In a double gate MOSFET, applying a back gate voltage can lead to a volume inversion and to a screening, reducing the number of trapped carriers in the gate oxides. This phenomenon induces a reduction of the low frequency noise (Fig. 7)<sup>[7]</sup>.

The self-heating effect is also a harmful parasitic effect in SOI. The traditional buried silicon dioxide has a poor thermal conductivity that leads to an enhancement of the channel temperature and thus a reduction of carrier mobilities and drain current. The thermal conductances of various buried



Fig. 7 Normalized drain current noise of a double gate n-MOSFET for different back gate biases Solid line:  $SV_g \times (G_m/I_d)^2$  for double gate mode

insulator materials are shown in Fig.  $8^{[8]}$ . As shown in this figure ,many insulators have a better thermal conductivity than SiO<sub>2</sub>. In addition, diamond and quartz are also the best suited dielectrics for controlling short channel effects and therefore for replacing SiO<sub>2</sub>. SiC and Al<sub>2</sub>O<sub>3</sub> require the use of a thin buried insulator together with a ground plane architecture.



Fig. 8 Thermal conductivity of various buried oxide materials

On the other hand, it is worth noting that the thermal conductivity of Ge films is lower than that of Si films for bulk materials (Fig. 9)<sup>[9]</sup>. However, for ultra-thin films these values are very close, and therefore Ge films will exhibit similar SH effects to Si films for deep sub-0. 1 $\mu$ m devices realized on nanometric layers.

Hot carrier effects limit long term device reliability. In SOI structures ,special hot carrier regimes exist. Figure 10 shows the relative degradation of the drain current for various PD device architec-



Fig. 9 Estimated thermal conductivity of thin Si and Ge layers

tures (floating body, body connected, and body tied)<sup>[4]</sup>. This figure is plotted for the worst case aging in advanced SOI devices (maximum gate current,  $V_g = V_d$ ). BC devices exhibit enhanced hot carrier immunity because of the co-llected hole coming from the impact ionization at the drain edge.



Fig. 10 Drain current degradation measured at  $V_{gt} = 0.5V$  and  $V_d = 50$  mV for various device architectures of m MOSFETs in the worst-case aging scenario

Device degradation is also lowered for narrow channels due to reduced floating body effects (Fig. 11)<sup>[10]</sup>.

## 3 Effects of strain and surface orientation on the electrical properties of thin layers on insulators

Compressive and tensile biaxial and uniaxial stress silicon technologies are promising for enhancing CMOS performance in bulk and SOI MOS-FETs. The combination of strained layers and ultra thin film SOI structures is one of the best candidates for decananometer MOSFETs.



Fig. 11 Channel with dependence of hot-carrier-induced degradation at room and high temperatures

Figure 12 is a plot of the dependence of electron and hole mobilities as functions of charge density<sup>[11]</sup>. The strained Si layer is fabricated with sacrificial thin relaxed SiGe and a smart cut. In the SSOI devices, substantial enhancements of both electron (about 100 %) and hole (about 50 %) mobilities are obtained over the control SOI device at intermediate charge densities for long channel transistors.



Fig. 12 Effective mobility comparison between SSOI and SOI MOSFETs

An enhancement of the electron mobility of about 15 % ~ 20 % has been obtained for short channels (70nm technology) SGOI MOSFETs (strained Si on SiGe on insulator) together with superior short channel control<sup>[12,13]</sup>. Figure 13 shows the enhancement of the drain current for sub-0. 1 $\mu$ m devices.

In Fig. 14, the electron mobilities are plotted for various Ge contents of the SiGe layer and different Si film thicknesses. The electron mobility enhancement is maximum for 30 % Ge due to the increase in alloy scattering and/or surface roughness and the hole mobility continuously increases with Ge up to 50 %<sup>[13]</sup>. It is also worth noting that the enhancement of carrier mobility is reduced in thinner strained Si films due to interface states and



Fig. 13  $I_d$ - $V_d$  of 70nm MOSFETs  $W = 1 \mu m$ 



Fig. 14 *E*<sub>eff</sub> dependence of electron mobility enhancement as a function of Ge content and film thickness

fixed charges induced by the diffusion of Ge atoms to the interfaces.

Figures 15 (a) and (b) show  $I_{dsat}$  and  $G_{msat}$  as functions of channel length for SGOI and SOI MOSFETs. An enhancement of  $I_d$  is outlined down to sub-50nm transistors for SGOI, but the difference diminishes at smaller channel lengths due in particular to larger self-heating (SH) in SiGe than in Si. This SH effect in SGOI degrades  $G_{msat}$ , which is more sensitive to SH than  $I_d$ . Therefore the transconductance appears degraded in SGOI as compared to SOI; but after correction of the selfheating ,a similar increase is obtained for  $I_d$  and  $G_m$ in the SGOI structure<sup>[14]</sup>.

The HOI structure (strained Si/ strained Si Ge/ strained Si heterostructure on insulator) also presents substantial electron and hole mobility enhancements<sup>[15]</sup>. In particular, hole mobilities are very high for a thin Si cap layer (enhancement of about 100 %) compared with the universal SOI mobility and are also significantly larger than the best SSDOI mobility (strained Si directly on insulator) due to the compressively strained buried Si Ge



Fig. 15 Comparison of  $I_{dsat}$  and  $G_{msat}$  at a constant gate overdrive



Fig. 16 Mobility enhancement in HOI compared with the best SSDOI curve relative to the "universal" SOI mobility

channel (Fig. 16).

Uniaxial strain engineering is also useful for mobility enhancement for Si film thickness in the sub-10nm range<sup>[16]</sup>. A similar enhancement of electron mobility in 3. 5nm SOI devices under biaxial and uniaxial tensile strain has been obtained. The electron mobility is also enhanced in a 2. 3nm Si layer under uniaxial tensile strain (Fig. 17), and the hole mobility increases in 2. 5nm film under uniaxial compressive strain.



Fig. 17 Electron mobility in a 2. 3nm ultra-thin-body MOSFET under 110 uniaxial strain

It has recently been shown that the use of a metal gate (TiN) can induce significant compressive stress along the channel direction. This stress increases as the gate length decreases. This phenomenon progressively degrades electron mobility while hole transport is improved. Similar behaviors are obtained in single and double gate SOI devices and the use of 110 channel orientation is the most favorable in terms of electrical performance<sup>[17]</sup>.

Pure Ge channel MOSFETs are also considered to be a promising option for future high performance CMOS. A compressively strained Ge channel is expected to further enhance hole mobility due to the very small effective hole mass<sup>[18]</sup>. Figure 18 shows the linear current of s- Ge pMOS with HfO<sub>2</sub> gate dielectrics along with the Si control device. A 2.5 × performance enhancement is observed (similar enhancement for the transconductance). For s- Ge p-type devices with SiO<sub>2</sub> gate oxide ,a 3 × drive current and transconductance is obtained (Fig. 19).

The influence of surface roughness (SR) in ultra-thin films is very important. Figure 20 shows the SR limited hole mobility as a function of body thickness for Si(SOI) and Ge(GOI) channels. The variation of hole mobility is outlined for various surface orientations<sup>[19]</sup>.

Figure 21 shows electron mobilities in Fin-FETs with various fin orientations. An improvement of electron mobility is observed for 100 and an enhancement of hole mobility is observed for the 110 orientation<sup>[20]</sup>.



Fig. 18 Drain current of pMOSFETs with HfO<sub>2</sub> gate oxide on 60 % Ge channel formed by local thermal mixing compared with Si pMOS control with HfO<sub>2</sub>



Fig. 19 Drain current of pMOSFETs with remote plasma oxide on 100 % Ge channel formed by selective UHVCVD compared with Si channel pMOS control with the same oxide



Fig. 20 Simulated surface roughness limited hole mobility for Si and Ge with various orientations

## 4 Comparison of the performance and physical mechanisms in multi-gate devices

Multi-gate MOSFETs realized on thin films



Fig. 21 Electron mobility of FinFETs with 100 and 110 fin orientation  $T_{ox} = 2 \text{ nm}$ , 4.5 ×10<sup>13</sup> cm<sup>-2</sup> channel implantation

are the most promising devices for the ultimate integration of MOS structures due to the volume inversion in the conductive layer<sup>[21]</sup>.

The on-current  $I_{on}$  of the MOSFET is limited to a maximum value  $I_{BL}$  that is reached in the ballistic transport regime. Figure 22 gives the results of the self-consistent MC simulation of the ballistic ratio BR =  $I_{on}/I_{BL}$  versus DIBL, showing that one can increase the BR by scaling the gate length, thus increasing the longitudinal field at the source; but this comes at the expense of a larger DIBL. For a given DIBL, an increased ballisticity is obtained for lightly doped double gate SOI devices<sup>[22]</sup>.



Fig. 22 Ballisticity ratio at  $V_g = V_d = V_{dd}$  versus DIBL Filled symbols represent transistors with the nominal gate length for the high-performance MOSFET of each technology node.

The transfer characteristics of several multiple-gate (1,2,3, and 4 gates) MOSFETs, calculated using the 3D Schrödinger-Poisson equation and the non-equilibrium Green 's function formalism for the ballistic transport or Monte Carlo simulations, show similar trends. The best performance (drain current, subthreshold swing) is outlined for the 4-gate (QG or GAA) structure<sup>[23,24]</sup> (Fig. 23).



Fig. 23  $I_d(V_{gs})$  at  $V_{ds} = 0$ . 7V in thin layers for different multi-gate architectures



Fig. 24 Propagation delay versus *I*<sub>off</sub> for single-gate and multi-gate SOI devices

However, Figure 24 shows that the propagation delay in triple gate (TG) and quadruple gate (QG) MOSFETs is degraded due to a strong rise in the gate capacitance. A properly designed double-gate (DG) structure appears to be the best compromise at a given  $I_{off}$ <sup>[24]</sup>.

Figure 25 compares the calculated ballistic drive current for Si and Ge double-gate MOSFETs at the operation point of each generation as predicted by ITRS<sup>[25]</sup>. Si barely satisfies the ITRS requirement, whereas Ge offers much higher current drive. However, the simulated value of the real drain current of 2G SOI transistors is not able to satisfy the ITRS objectives, even for intrinsic devices without parasitic S/D resistances. 2G GOI MOSFETs are able to provide the necessary current drive, but parasitic resistances drastically affect the drain current (not shown here).



Fig. 25 Ballistic drive current for different technology nodes for SOI and GOI devices

For a double gate device, the impact of gate misalignment on the leakage current is important. This current is mainly due to GIDL. This off-current increases with increasing the misalignment and is higher for a shift of the bottom gate to the drain since  $V_{gd}$  is larger than  $V_{gs}^{[26]}$ .

The impact of gate misalignment on  $I_{on}$  is also significant in 2G MOSFETs<sup>[27]</sup>. A large back gate (BG) shift reduces the saturation current compared to the aligned case, whereas a slight BG shift towards the source increases  $I_{on}$ . This is due to a lower source access resistance. In terms of short channel effects ,aligned transistors exhibit the best control while highly misaligned MOSFETs operate like single gate ones.  $I_{off}$  is much more strongly influenced by misalignment than  $I_{on}$  due to degradation of the electrostatic control (Fig. 26). The oversized transistor shows attractive static performance (right hand side of Fig. 26) and a greater tolerance of misalignment, but the dynamic performance rapidly degrades as the overlap length increases.

In decananometer MOSFETs, gate underlap is a promising method to reduce the DIBL effect. Figure 27 presents the variation of the driving current, the subthreshold current, and the gate direct tunneling current versus gate underlap<sup>[28]</sup>. The oncurrent is almost unaffected by the gate underlap, whereas the leakage currents are substantially reduced due to a decrease in DIBL and drain to gate tunneling current. A decrease in the effective gate capacitance  $C_g$  for larger underlap values at iso  $I_{on}$ is also observed. This decrease in  $C_g$  leads to a de-



Fig. 26  $I_{off}$  versus misalignment (experimental and simulation results,  $V_d = 1.2V$ ) Single gate FD results are represented by the dashed line.



Fig. 27  $I_{on}$  ,subthreshold ( $I_{sub}$ ) and gate direct tunneling ( $I_{gdt}$ ) currents as functions of gate underlap

crease in the propagation delay and power.

Multi-bridge-channel MOSFETs (MBCFET) also present much higher performance than GAA devices and exceed the ITRS roadmap requirements (Fig. 28)<sup>[29]</sup>.



Fig. 28 Schematic diagram of MBCFET on SOI

Finally, we compare FinFETs with cylindrical and rectangular nanowires and also with gate-all-a-

round carbon nanotubes-CN T-FET. We find that the CN T-FET exhibits superior performance (Fig. 29) due to electron charge confinement at the surface of the nanotube, whereas in the Si-based nanowires the charge confinement at the center of the wire is responsible for an additional depletion capacitance in series with the oxide capacitance, which reduces the overall effectiveness of the gate<sup>[30]</sup>.



Fig. 29 Electron density per unit length for various devices (FinFET, nanowires and carbon-nanotube FET) 65nm technology node data (EOT = 0. 9nm,  $t_{SI} = 5nm$ )

### 5 Advanced SOI D RAMs and NVMs

It is becoming difficult to scale memories down further. Indeed, traditional embedded DRAM requires a complicated stack capacitor or a deep trench capacitor in order to obtain sufficient storage capacitance in smaller cells. This leads to more process steps and thus less process compatibility with logic devices.

Capacitor-less 1T-DRAM or floating body cells have shown promising results. The operation principle is based on excess holes, which can be generated either by impact ionization or by a gateinduced leakage current in partially-depleted SOI MOSFETs. The GIDL current is a result of bandto-band tunneling and occurs in accumulation ,leading to a low drain current writing and reduced power consumption together with high speed operation. However, conventional PD SOI MOSFETs require high channel doping to suppress shortchannel effects, which induces degradation in retention characteristics. In order to overcome this problem, a DG FinDRAM has been proposed showing superior memory characteristics (Fig. 30)<sup>[31]</sup>.



Fig. 30  $I_d$ - $V_g$  curves of the DG-FinDRAM

Conventional floating-gate flash memory also has scaling difficulties due to nonscalability of the gate-insulator stack and inefficient hot carrier injection processes at sub-50nm gate dimensions. Back-floating gate flash memory overcomes these limitations by decoupling the read and write operations and independent positioning or sizing of the storage element (back-floating gate) under the Si channel (Fig. 31). The charge in the back gate affects the field and the potential at the bottom interface and thus changes the threshold voltage of the device. The back-floating gate is charged by applying - 10V to the source, the drain, and the front gate simultaneously. The charges are removed from the back floating gate (erasing) with the same method but with a bias of  $+10V^{[32]}$ .



Fig. 31 Cross-sections of back floating gate and conventional front-floating gate memories

#### 6 Conclusion

We have presented a review of recently explored effects in advanced SOI devices and materials. The effects of key device parameters on electrical and thermal floating body effects have been addressed for various device architectures. Recent advances in the understanding of the sensitivity of electron and hole transport to the tensile or compressive uniaxial and biaxial strains in thin film SOI have been shown. The performance and physical mechanisms have also been presented in multigate MOSFETs. New hot carrier phenomena have been discussed. The effects of gate misalignment or underlap, as well as the use of the back gate for charge storage in double-gate nanodevices and of capacitorless DRAM, have also been outlined.

#### References

- Colinge J P. Silicon-on-insulator technology: materials to VLSI. Kluwer Academic Publishers, 1991
- [2] Cristoloveanu S, Li S S. Electrical characterization of siliconon-insulator materials and devices. Kluwer Academic Publishers, 1995
- [3] Balestra F. SOI devices. In: Wiley Encyclopedia of Electrical and Electronics Engineering, 1999
- [4] Dieudonn éF, Haendler S, Jomaah J, et al. Cate-induced floating body effect low frequency noise and hot carrier reliability in advanced SOI MOSFETs. Solid-State Electron, in press
- [5] Simoen E, Claeys C, Lukyantchikova N, et al. Electron valence-band tunneling excess noise in twin-gate silicon-or-insulator MOSFETs. Proc ULIS, Bologna, 2005
- [6] Xiong W, Cleavelin C R, Wise R, et al. Full/partial depletion effects in FinFETs. Proc IEEE Intern SOI Conf ,2004:195
- [7] Zafari L, Daug é F, Jomaah J, et al. On the low frequency noise in fully depleted and double-gate SOI transistors. Proc UL IS, Bologna, 2005
- [8] Bresson N, Cristoloveanu S, Oshima K, et al. Alternative dielectrics for advanced SOI MOSFETs: thermal properties and short channel effects. Proc IEEE Intern SOI Conf ,2004:62
- [9] Pop E, Chui C O, Sinha S, et al. Electro-thermal comparison and performance optimization of thin-body SOI and GOI MOSFETs. Proc IEDM, 2004:411
- [10] Ioannou D P, Zhao E, Cooper S, et al. New insights on the hot-carrier characteristics of 55nm PD SOI MOSFETs. Proc IEEE Intern SOI Conf ,2004:205
- [11] Lee J J, Maa J S, Tweet D J, et al. Mobility enhancement of SSOI devices fabricated with sacrificial thin relaxed Si Ge. Proc IEEE Intern SOI Conf ,2004:139
- Sadaka M, Thean A V Y, Barr A, et al. Fabrication and operation of sub-50nm strained Si on Si<sub>1-x</sub>Ge<sub>x</sub> on insulator (SGOI) CMOS FETs. Proc IEEE Intern SOI Conf ,2004:209
- [13] Numata T, Irisawa T, Tezuka T, et al. Performance enhancement of partially- and fully-depleted strained SOI MOSFETs and characterization of strained Si devices parameters. Proc IEDM, 2004:177
- [14] Cai J, Rim K, Bryant A, et al. Performance comparison and channel length scaling of strained Si FETs on Si Georrinsulator (SGOI). Proc IEDM, 2004:165
- [15] Aberg I, Chl érigh C N, Olubuyide O O, et al. High electron

and hole mobility enhancements in thir-body strained Si/ strained Si Ge/ strained Si heterostructures on insulator. Proc IEDM ,2004:173

- [16] Uchida K,Zednik R,Lu C H, et al. Experimental study of biaxial and uniaxial strain effects on carrier mobility in bulk and ultra-thin-body SOI MOSFETs. Proc IEDM,2004:229
- [17] Guillaume T, Mouis M, Maîtrejean S, et al. Influence of the mechanical strain induced by a metal gate on electron and hole transport in single and double-gate SOI MOSFETs. Proc IEEE Intern SOI Conf ,2004:42
- [18] Shang H. Selectively formed high mobility strained Ge PMOSFETs for high performance CMOS. Proc IEDM, 2004: 157
- [19] Low T. Impact of surface roughness on silicon and germanium ultra-thin-body MOSFETs. Proc IEDM, 2004:151
- [20] Landgraf E, Rösner W, Staedele M, et al. Influence of crystal orientation and body doping on trigate transistor performance. Proc UL IS, Bologna, 2005
- [21] Balestra F, Cristoloveanu S, Benachir M, et al. Double-gate silicon-on-insulator transistor with volume inversion: a new device with greatly enhanced performance. IEEE Electron Device Lett, 1987, EDL-8:410
- [22] Eminente S, Esseni D, Palestri P, et al. Enhanced ballisticity in nano-MOSFETs along the ITRS roadmap: a Monte Carlo study. Proc IEDM, 2004:609
- [23] Bescond M, Nehari K, Autran J L, et al. 3D quantum modeling and simulation of multiple-gate nanowire MOSFETs. Proc IEDM, 2004:617
- [24] Saint-Martin J ,Bournel A ,Dollfus P. Comparison of multiplegate MOSFET architectures using Monte Carlo simulation. Proc UL IS ,Bologna ,2005
- [25] Khakifirooz A, Nayfeh O M, Antoniadis D A. Assessing the performance limits of ultra-thin double-gate MOSFETs: silicon vs germanium. Proc IEEE Intern SOI Conf ,2004:79
- [26] Yin C, Chan P C H. Characterization and edge direct tunneling leakage of gate misaligned double gate MOSFETs. Proc IEEE Intern SOI Conf ,2004:91
- [27] Widiez J ,Daug éF ,Vinet M ,et al. Experimental gate misalignment analysis on double gate SOI MOSFETs. Proc IEEE Intern SOI Conf ,2004:185
- [28] Bansal A, Paul B C, Roy K. Impact of gate underlap on gate capacitance and gate tunneling current in 16nm DGMOS devices. Proc IEEE Intern SOI Conf ,2004 :94
- [29] Yoon E J ,Lee S Y, Kim S M ,et al. Sub-30nm multi-bridgechannel MOSFET (MBCFET) with metal gate electrode for ultra high performance application. Proc IEDM ,2004:627
- [30] Marchi A, Gnani E, Reggiani S, et al. Investigating the performance limits of silicon-nanowire and carbon-nanotube FETs. Proc UL IS, Bologna, 2005
- [31] Tanaka T, Yoshida E, Miyashita T. Scalability study on a capacitorless 1T-DRAM: from single-gate PD-SOI to doublegate FinDRAM. Proc IEDM, 2004:919
- [32] Avci U, Kumar A, Tiwari S. Back-floating gate non-volatile memory. Proc IEEE Intern SOI Conf ,2004 :133