

# A Model of the Temperature Dependence of the Fall Time of a TF SOI CMOS Inverter with EM NMOST and AM PMOST Assemblies at 27~300°C \*

Zhang Haipeng<sup>1,†</sup>, Wei Tongli<sup>2</sup>, Feng Yaolan<sup>2</sup>, Wang Qin<sup>3</sup>, and Zhang Zhengfan<sup>4</sup>

(1 School of Electronics and Information, Hangzhou Dianzi University, Hangzhou 310018, China)

(2 Microelectronics Center, Southeast University, Nanjing 210096, China)

(3 College of Computer Science and Information Technology, Zhejiang Wanli University, Ningbo 315100, China)

(4 The 24th Institute, Chinese Electronics Information Group Corporation, Chongqing 400060, China)

**Abstract:** The temperature dependence of the fall time of an SOI CMOS inverter with EM NMOST and AM PMOST assemblies is modeled approximately in electronics in a high temperature range (27~300°C) in detail. In addition, experiments on the inverter are done at 27, 100, 150, 200, 250, and 300°C, respectively, and the measured results are illustrated and discussed simply. They indicate that the inverter is very suitable for high temperature applications up to 300°C and that its fall time varies only slightly with temperature. If optimization is introduced during its design process, a more symmetrical rise/fall characteristic may be realized, and it could be used at higher frequencies.

**Key words:** SOI; CMOS; high temperature; model; fall time

EEACC: 2570

CLC number: TN432

Document code: A

Article ID: 0253-4177(2006)S0-0036-04

## 1 Introduction

SOI CMOS circuits are suitable for high-temperature applications because of their inherent reduction in junction leakage current related to that in bulk-silicon devices. The fall time of SOI CMOS inverters is an important parameter to be considered in the design of SOI VLSI/ULSI systems and smart power ICs operating at elevated temperatures. Although much work on SOI MOSTs operating at high temperatures has been reported<sup>[1~9]</sup>, there have been only a few reports about the fall time of SOI CMOS inverters<sup>[10~13]</sup>, and in these reports the fall time is not modeled in enough detail. In this paper, the temperature dependence of the fall time of SOI CMOS inverters with EM NMOST and AM PMOST assemblies is modeled approximately in electronics in a high temperature range (27~300°C) in detail. In addition, experiments on the inverter are done at 27, 100, 150, 200, 250, and 300°C, respectively, and the measured results are discussed.

## 2 Fall time of the TF SOI CMOS inverter $t_f$

The fall time of a TF SOI CMOS inverter can be defined as the time that it takes the output voltage  $V_o$  to rise from  $0.9V_{dd}$  to  $0.1V_{dd}$  at an ideal step stimulus. The falling process equivalent circuit is shown in Fig. 1, in which  $V_{dd}$  represents the supply voltage. For convenience in our analysis, we neglect the influences of the response time and the leakage current of the MOSTs, the parasitic capacitances at the output terminal, and the interconnect wires. Furthermore, we suppose that the load capacitance  $C_L$  is independent of temperature. Therefore  $C_L$  can be expressed approximately as

$$C_L \approx C_{ox1} W_n L_n + C_{ox1} W_p L_p \quad (1)$$

where  $C_{ox1}$  is the capacitance density of the forward gate oxide capacitor,  $W_n$  and  $L_n$  are the channel width and length of the NMOST, and  $W_p$  and  $L_p$  are the channel width and length of the PMOST, respectively.

\* Project supported by the National Natural Science Foundation of China (Nos. 69736020, 60306003)

† Corresponding author. Email: islotus@163.com

Received 11 October 2005, revised manuscript received 31 December 2005

©2006 Chinese Institute of Electronics




Fig. 1 Falling process equivalent circuit of NMOST of TF SOI CMOS inverter

As the ideal step stimulus jumps from logic “0” to “1”, the PMOST is turned off, while the NMOST operates in the strong inversion state. At the same time, the power supply is turned off by the PMOST, while the  $C_L$  begins to be discharged through the NMOST to the ground. During the discharge process, the NMOST experiences two different states. One is a saturation state and the other is a non-saturation state. Therefore the fall time includes two phases, which we call the 1st fall time  $t_{f1}$  and the 2nd fall time  $t_{f2}$ .

### 2.1 1st fall time $t_{f1}$

When  $V_o \in [V_{dd} - V_{TN}, V_{dd}]$ , the NMOST is saturated, and the charge equation can be expressed according to the gradual channel approximation as

$$C_L \frac{dV_o}{dt} = \frac{1}{2} \times \frac{K_N}{1 + C_r} (V_{dd} - V_{TN})^2 \quad (2)$$

where  $V_{TN}$  is the threshold voltage of the NMOST, which decreases as the temperature increases<sup>[4]</sup>;  $C_r$  is the ratio between the capacitances at the forward interface, which can be expressed as  $C_r = C_{Si} C_{ox2} / C_{ox1} (C_{Si} + C_{ox2})$ , where  $C_{Si}$  represents the surface capacitance density of the SOI film and  $C_{ox2}$  represents the BOX capacitance density; and the coefficient  $K_N$  can be expressed as<sup>[3]</sup>

$$K_N = \frac{\mu_{sn} C_{ox1} W_n}{L_n} \quad (3)$$

where  $\mu_{sn}$  is the surface mobility of an electron, which decreases as the temperature increases. Thus  $t_{f1}$  is the time that it takes  $V_o$  to fall from  $0.9V_{dd}$  to  $V_{dd} - V_{TN}$ .

$$\begin{aligned} t_{f1} &= \frac{2(1 + C_r) C_L}{K_N (V_{dd} - V_{TN})^2} \int_{V_{dd} - V_{TN}}^{0.9V_{dd}} dV_o \\ &= \frac{2(1 + C_r) C_L (V_{TN} - 0.1V_{dd})}{K_N (V_{dd} - V_{TN})^2} \quad (4) \end{aligned}$$

### 2.2 2nd fall time $t_{f2}$

When  $V_o \in [0.1V_{dd}, V_{dd} - V_{TN}]$ , the NMOST becomes non-saturated, and the discharge equation can be expressed as

$$C_L \frac{dV_o}{dt} = -K_N \left[ (V_{dd} - V_{TN}) V_o - (1 + C_r) \frac{V_o^2}{2} \right] \quad (5)$$

Suppose  $t_{f2}$  is the time that it takes  $V_o$  to fall down from  $V_{dd} - V_{TN}$  to  $0.1V_{dd}$ . Then we can obtain

$$\begin{aligned} t_{f2} &= \frac{C_L}{K_N} \int_{0.1V_{dd}}^{V_{dd} - V_{TN}} \left[ (V_{dd} - V_{TN}) V_o - \frac{1 + C_r}{2} V_o^2 \right]^{-1} dV_o \\ &= \frac{C_L}{K_N (V_{dd} - V_{TN})} \ln \frac{(19 - C_r) V_{dd} - 20 V_{TN}}{(1 - C_r) V_{dd}} \quad (6) \end{aligned}$$

### 2.3 Fall time $t_f$

Based on the above discussion, the fall time of the TF SOI CMOS inverter operating in a high temperature range can be derived as the sum of  $t_{f1}$  and  $t_{f2}$ :

$$\begin{aligned} t_f &= t_{f1} + t_{f2} = \frac{2(1 + C_r) C_L (V_{TN} - 0.1V_{dd})}{K_N (V_{dd} - V_{TN})^2} + \\ &\quad \frac{C_L}{K_N (V_{dd} - V_{TN})} \ln \frac{(19 - C_r) V_{dd} - 20 V_{TN}}{(1 - C_r) V_{dd}} \\ &= \frac{C_L}{K_N (V_{dd} - V_{TN})} \left[ \frac{2(1 + C_r) (V_{TN} - 0.1V_{dd})}{V_{dd} - V_{TN}} + \right. \\ &\quad \left. \ln \frac{(19 - C_r) V_{dd} - 20 V_{TN}}{(1 - C_r) V_{dd}} \right] \quad (7) \end{aligned}$$

## 3 Experiments and results

A TF SOI CMOS inverter with EM NMOST and AM PMOST assemblies is chosen as the sample with the following main parameters:  $t_{Si} = 120 \pm 20\text{nm}$ ,  $N_A = 2 \times 10^{16} \text{cm}^{-3}$ ,  $t_{oxf} = 40\text{nm}$ ,  $t_{oxb} = 380\text{nm}$ ,  $N_{sub} = 8 \times 10^{14} \text{cm}^{-3}$ ,  $N_{poly} = 1 \times 10^{21} \text{cm}^{-3}$ ,  $L = 3\mu\text{m}$ ,  $W_p = 40\mu\text{m}$ ,  $W_n = 20\mu\text{m}$ . A dual-channel oscillator, a high precision digital camera connected to a computer, a high temperature chamber, and some heat-resistant wires were used in the experiments at 27, 100, 150, 200, 250, and 300°C, respectively. During the experiments, the supply voltage was set at 5V. The substrates of both MOSTs and the source of the NMOST were connected to ground. The measured results are shown in Fig. 2<sup>[13]</sup>.

It can be seen from Fig. 2 that there are at least four features:

(1) The inverter performed very well up to 300°C mainly because the EM NMOST and the

AM PMOST match well and are very suitable for high temperature applications.

(2) The fall time is shorter than the rise time because the ratio of width to length of the two MOST channels is less than that of the electron mobility to the hole mobility, and the threshold voltage of the NMOST  $V_{TN}$  is less than  $|V_{TP}|$ , and so the drain current value of the NMOST is larger than that of the PMOST.

(3) Since the voltage between the gates can-

not be changed abruptly and the state of SOI film changes more slowly than the input signal, the peak voltages can be observed in the photos.

(4) The fall time increases only slightly as the temperature increases because, as can be seen from Eq. (7),  $V_{TN}$  and  $|V_{TP}|$  decrease with temperature, and so the drain currents increase with temperature, which compensates the influence from the decrease of the carrier mobilities with temperature to some extent.




Fig.2 Transient characteristic of TF SOI CMOS inverter with EM NMOST and AM PMOST assemblies ( $x$ :  $5\mu\text{s}/\text{div}$ ;  $y$ :  $1\text{V}/\text{div}$ ) (a)  $27^\circ\text{C}$ ; (b)  $100^\circ\text{C}$ ; (c)  $150^\circ\text{C}$ ; (d)  $200^\circ\text{C}$ ; (e)  $250^\circ\text{C}$ ; (f)  $300^\circ\text{C}$

## 4 Conclusion

The measurements mentioned above show that the TF SOI CMOS inverter with EM NMOST and AM PMOST assemblies is suitable for high temperature applications up to  $300^\circ\text{C}$ , and its fall time varies only slightly with temperature. If it is designed optimally, a more symmetric fall-down/rise-up characteristic may be realized and it could be used at higher frequencies.

## References

- [ 1 ] Jeon D S, Burk D E. A temperature-dependent SOI MOST model for high-temperature application ( $27\sim 300^\circ\text{C}$ ). IEEE Trans Electron Devices, 1991, 38(9): 2101
- [ 2 ] Zhang Haipeng, Wei Tonli, Feng Yaolan, et al. An analytical temperature-dependent kink effect model of PD SOI NMOST. Chinese Journal of Semiconductors, 2001, 22(10): 1320
- [ 3 ] Zhang Haipeng, Wei Tonli, Song Anfei. Current conducting mechanism and 2-D analytical drain current model for TF SOI PMOST. Research & Progress of SSE, 2003, 23(1): 18
- [ 4 ] Feng Yaolan, Yang Guoyong, Zhang Haipeng. Analysis for analytic model of the threshold voltage of TF SOI MOS devices. Research & Progress of SSE, 2003, 23(1): 27
- [ 5 ] Reichert G, Raynaud C, Balestra F, et al. SOI-MOST parameters for variable channel lengths in the high temperature range (300-600K). Proceedings IEEE International SOI Conference, 1996: 62
- [ 6 ] Rudenko T, Kilchyska V, Colinge J P, et al. Physical analysis of the high-temperature subthreshold slope in SOI MOSTs. Proceedings IEEE International SOI Conference, 2000: 34
- [ 7 ] Reichert G, Ouisse T, Pelloie J L, et al. Surface mobility of SOI MOST's in the high temperature range: modelling and experiment. Proceedings IEEE International SOI Conference, 1995: 42
- [ 8 ] Bu Weihai, Huang Ru, Xu Wenhua, et al. Model and analyses of transient floating-body effect of SOI devices. Chinese Journal of Semiconductors, 2001, 22(9): 1147

- [9] Wang Yu, Zhang Pengfei, Hou Dongyan, et al. Computer simulation of  $I$ - $V$  characteristics of SOI MOST. *Acta Electron Sin.*, 1995, 23(2):30
- [10] Workman G O, Fossum J G, Krishnan S, et al. Physical modeling of temperature dependences of SOI CMOS devices and circuits including self-heating. *IEEE Trans Electron Devices*, 1998, 45(1):125
- [11] Feng Yaolan, Song Anfei, Fan Lujia. Study on transient characteristics of high temperature SOI CMOS inverter. *Chinese Journal of Electron Devices*, 2002, 25(4):324
- [12] Zhang Haipeng, Wei Tonli, Yang Guoyong, et al. New auto-bulk-biased multi-threshold SOI CMOS circuit operating at high temperature. *Journal of Functional Materials and Devices*, 2001, 7(2):175
- [13] Song Anfei, Zhang Haipeng. Research on assembly of different MOST of high-temperature SOI CMOS inverter. *Chinese Journal of Electron Devices*, 2000, 23(1):13

## EM NMOST 和 AM PMOST 组合 TF SOI CMOS 非门下降时间的温度模型\*

张海鹏<sup>1,†</sup> 魏同立<sup>2</sup> 冯耀兰<sup>2</sup> 汪沁<sup>3</sup> 张正璠<sup>4</sup>

(1 杭州电子科技大学电子信息学院, 杭州 310018)

(2 东南大学微电子中心, 南京 210096)

(3 浙江万里学院计算机科学与信息技术学院, 宁波 315100)

(4 中国电子信息产业集团公司第 24 研究所, 重庆 400060)

**摘要:** 详细介绍了 EM NMOST 和 AM PMOST 组合的 TF SOI CMOS 非门下降时间的温度电学模型建立过程. 分别进行了 27, 100, 150, 200, 250, 300°C 的非门瞬态特性实验. 实验结果表明, EM NMOST 和 AM PMOST 组合的 TF SOI CMOS 非门的下降时间随温度升高稍有增加, 非常适合于高温应用. 如果对其进行优化设计, 有利于改善其上升-下降时间温度特性的对称性, 提高其最高工作频率.

**关键词:** 绝缘层上硅; CMOS; 高温; 模型; 下降时间

EEACC: 2570

中图分类号: TN432

文献标识码: A

文章编号: 0253-4177(2006)S0-0036-04

\* 国家自然科学基金资助项目(批准号:69736020,60306003)

† 通信作者, Email: islotus@163.com

2005-10-11 收到, 2005-12-31 定稿