InP/InGaAs Heterojunction Bipolar Transistor with Base µ-Bridge and Emitter Air-Bridge *

Yu Jinyong¹, Liu Xinyu^{1,†}, Su Shubing¹, Wang Runmei¹, Xu Anhuai², and Qi Ming²

(1 Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China)
(2 Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, Shanghai 200050, China)

Abstract: An InP-based single-heterojunction bipolar transistor (SHBT) with base μ -bridge and emitter air-bridge is reported. Because those bridges reduce parasitic capacitance greatly, the cutoff frequency $f_{\rm T}$ of the 2μ m \times 12. 5μ m InP SHBT without de-embedding reaches 178GHz. It is critical in high-speed low power applications, such as OEIC receivers and analog-to-digital converters.

Key words: InP; HBT; μ -bridge; air-bridge; self-aligning

EEACC: 2560J

CLC number: TN385 **Document code:** A **Article ID:** 0253-4177(2007)02-0154-05

1 Introduction

InP/InGaAs SHBTs have many advantages for high-speed and low power applications owing to the excellent properties of InP and InGaAs[1], although they suffer from low breakdown voltage^[2]. In order to improve the performance of InP/InGaAs SHBTs, many technologies have been developed to minimize its parasitics^[3,4]. Most of these technologies deal with the parasitic basecollector capacitor (B-C capacitor), base-emitter capacitor (B-E capacitor), and base resistance. The presence of extrinsic base and emitter pads contributes to a fairly large portion of the B-C capacitance and B-E capacitance. However, the reduction of the extrinsic base or emitter pad area by narrowing their width directly introduces higher resistance and reactance^[5]. Some research on InP/InGaAs HBT has been done previously. For example, a self-aligned InP/InGaAs SHBT using a T-shaped emitter was reported by Su et al. [6]. In his work, the current gain cutoff frequency and the maximum oscillation frequency of the device were 85 and 72GHz, respectively. The f_T of a selfaligned InP/InGaAs SHBT with a 1µm emitter reported recently was 162GHz, and the $f_{\rm max}$ was $50GHz^{\text{[7]}}$. In addition, an $InP/GaAs_{0.5}\ Sb_{0.5}/InP$ DHBT with f_T higher than 100GHz was reported by Xu and Watkins^[8]. However, they do not give an effective method to reduce parasitic capacitance and inductance.

An HBT with base μ -bridge and emitter airbridge is reported in this paper. Self-aligned emitter technology is utilized to reduce parasitic base resistance. Due to the effect of bridges and self-aligning, the cutoff frequency $f_{\rm T}$ of the $2\mu{\rm m}\times 12.5\mu{\rm m}$ InP/InGaAs HBT without de-embedding reaches 178GHz at a collector current of $I_{\rm C}=33.7{\rm mA}$. The maximum oscillation frequency $f_{\rm max}$ is 60GHz, the maximum DC gain is 87.5, and the offset voltage is 0.10V.

2 Design and fabrication


It is well known that the selective wet etching of InP by HCl: H_3PO_4 has strong anisotropic effects^[9]. The etching rate is higher in crystal directions parallel to [001] and [010]. The lack of undercut under the emitter edge parallel to the $[01\overline{1}]$ direction makes self-aligned structures impossible without massive over etching^[9]. The etching rate in directions parallel to [001] and [010] is so high that it is fatal to narrow emitter HBTs. For forming μ -bridges and self-aligning, [011],

^{*} Project supported by the State Key Development Program for Basic Research of China (No. 2002CB311903) and the Innovation Program of the Chinese Academy of Sciences (No. KGCX2-107)

[†] Corresponding author. Email: xyliu@ime.ac.cn

[001], and [010] are all available directions. However, only in the direction parallel to [011] is the etching rate appropriate to form a self-aligned emitter. In order to avoid a short circuit in the direction parallel to $[01\overline{1}]$ between the base and emitter, it is wise to use a hexagonal emitter metal design[010].

The base pad of one kind of conventional InP HBT is shown in Fig.1(a). The base and collector regions overlap under the base metal outside the intrinsic HBT. This apparently increases parasitic B-C capacitance. The emitter pad has the same






Fig.1 (a) Base and emitter pads of conventional InP HBT; (b) SEM picture of a base μ -bridge between base pad and intrinsic HBT formed by lateral etching of InGaAs and InP

problem, which increases the parasitic B-C and B-E capacitances. Thus the performance of the HBT will increase greatly if these parasitics are minimized. The use of base a μ -bridge and emitter airbridge is an effective way to solve the problem. If the base electrodes are connected to the pads through a metal bridge under which there is no epitaxial layer, as shown in Fig. 1 (b), then the

parasitic capacitance under the pads is open-circuit and will almost never affect the performance of the HBT. The formation of a base μ -bridge also makes use of the strong anisotropic effects of InP just mentioned before. Owing to the lateral etching in the direction parallel to [011], the InP and InGaAs materials under the base metal between the intrinsic base and base pad can be removed with long enough etching time. The emitter airbridge connects the emitter to the pad by forming a wide metal over the collector in the air. It reduces parasitic capacitance and emitter inductance.

In this work, base μ -bridge, emitter airbridge, and self-aligning technologies are used. The emitter is designed to be hexagonal. In order to minimize the B-C capacitance, the width of the base metal is designed to be only 1μ m. The fabrication process is as follows.

The epitaxial layers are grown on Fe-doped semi-insulating (100) InP substrate by MOCVD. Silicon is used for n-type dopant, and beryllium (Be) for p-type dopant. The emitter contact layer and sub-collector layer are both InGaAs. A 120nm thick InP layer is grown as the emitter. The base is InGaAs with a thickness of 50nm and p-type carrier concentration of 3×10^{19} cm⁻³. A 5nm undoped InGaAs layer between the emitter and the base is for stopping the diffusion of Be impurity from the base to the emitter. InGaAs is used for both the base and the collector, which enhances the speed of the SHBT.

The devices are fabricated using a standard mesa process with wet chemical etching and contact photolithography. The fabrication process starts with the formation of the $2\mu m \times 12.5\mu m$ emitter electrodes on the top of the InGaAs layer by photolithography and the lift-off technique. Selective wet etching is used to form an appropriate undercut around the emitter mesa and to reveal the base layer. The base metal of Ti/Pt/Au is then evaporated over the base region, including the entire emitter metal. Base and collector layers are etched, and then the sub-collector layer is etched until the semi-insulating InP substrate is revealed. During all these etching processes, the base area between the base pad and the intrinsic HBT is uncovered by photoresist, and lateral etching is used. Because the etching time is long enough, the InP and InGaAs are removed from under the bridge metal which forms the μ -bridge. After Ti/Pt/Au for the collector ohmic contact is evaporated and lifted-off, a very thick photoresist block is formed over the collector metal. An interconnection metal is then evaporated to connect the electrodes of the transistors to the pads. After the photoresist is removed, the emitter air-bridge is formed. A scanning electron micrograph (SEM) image of the device is shown in Fig. 2.




Fig. 2 SEM image of the 2μ m × 12. 5μ m InP SHBT

3 Results and discussion

The common emitter output characteristics are shown in Fig. 3, where the offset voltage is approximately 0.1V, the knee voltage is 0.3V at I_C = 7mA, the common emitter breakdown voltage is 3.8V, and the current gain is about 87.5 at I_C = 7 mA.




Fig. 3 Collector I-V and RF characteristics of the 2μ m \times 12. 5μ m InP SHBT

RF performances of the InP/InGaAs HBTs are characterized with an HP8510C network analyzer. The current gain and the maximum stable/available gain (MSG/MAG) for the $2\mu m$ \times

12. $5\mu m$ HBT are also shown in Fig. 3. The extrapolated $f_{\rm T}$ is 178GHz and $f_{\rm max}$ is 60GHz. $f_{\rm T}$ and $f_{\rm max}$ reach their maximum values at $I_{\rm c}=33.7 {\rm mA}$. The measurement is taken without de-embedding.

Figure 4 shows a comparison of the RF performance of three kinds of InP HBTs on the same wafer. All the three kinds of HBT are fabricated with self-aligned technology. However, the InP HBT with base μ -bridge and emitter air-bridge shows the highest cutoff frequency. The $f_{\rm T}$ and $f_{\rm max}$ of the 2μ m emitter InP HBT with the air-bridges, conventional 1μ m emitter InP HBT, and conventional 2μ m emitter InP HBT are 178GHz/60GHz,162GHz/53GHz, and 142GHz/42GHz, respectively. Therefore the bridges noticeably reduce the parasitics.




Fig. 4 Comparison of current gain, maximum stable/ available gain of InP HBTs on the same wafer among HBT with air-bridges and two conventional InP HBTs with different emitter widths

According to Eq. (1), $f_{\rm T}$ shows an increasing trend when $C_{\rm BC}$ and $C_{\rm jc}$ are reduced. In this work, the base μ -bridge reduces the base collector capacitance $C_{\rm BC}$ and the emitter air-bridge reduces $C_{\rm BC}$ and $C_{\rm jc}$ so that a high $f_{\rm T}$ is achieved.

$$f_{\rm T} = \frac{1}{2\pi} \times \left[\frac{\eta \, kT}{qI_{\rm C}} (C_{\rm je} + C_{\rm BC}) + \frac{X_{\rm B}^2}{\nu \, D_{\rm n}} + \frac{X_{\rm dep}}{2\nu_{\rm sat}} + (R_{\rm E} + R_{\rm C}) C_{\rm BC} \right]^{-1}$$
 [1] (1)

As shown in Fig. 4, the $f_{\rm max}$ of all three kinds of HBT are about 100GHz lower than $f_{\rm T}$. $f_{\rm max}$ is described by the equation $f_{\rm max} = \sqrt{f_{\rm T}/8\pi}\,r_{\rm B}\,C_{\rm BC}$ [1]. Although $C_{\rm BC}$ is reduced by using a base μ -bridge and emitter air-bridge, the undoped InGaAs layer between base and emitter increases the base sheet resistance greatly, leading to high parasitic base resistance. Thus $f_{\rm max}$ is decreased [7]. However, this is not the main reason.

The S_{12} value of the open testing pads is measured, which represents the coupling of the signal between the input pad and the output pad. The coupling effect cannot be eliminated if the measurement is taken without de-embedding. As shown in Fig. 5, at low frequencies, the S_{12} of the open testing pads is very small compared to the S_{12} of the InP HBT. However, at high frequencies, the S_{12} of the open testing pads is comparable to that of InP HBT. According to the equation

$$MSG = \left| \frac{S_{21}}{S_{12}} \right|$$

$$MAG = \left| \frac{S_{21}}{S_{12}} \right| (K - \sqrt{K^2 - 1})$$

where

$$K = \frac{1 - |S_{11}|^2 - |S_{22}|^2 + |\Delta|^2}{2|S_{12}S_{21}|}$$

 $f_{\rm max}$ is proportional to $1/|S_{12}|$. At high frequencies, the signal coupling gets stronger, and that leads to high $|S_{12}|$ and low $f_{\rm max}$.




Fig. 5 S_{12} of the InP HBT and the open testing pads

4 Conclusions

An InP HBT with high cutoff frequency is fabricated by a conventional wet chemical etching process. Because base μ -bridge, emitter air-bridge, and self-aligned technologies are used, which min-

imize parasitics, the cutoff frequency of the $2\mu m \times 12.5\mu m$ InP/InGaAs SHBT is as high as 178 GHz. However, the measurement is taken without de-embedding and the signal coupling between testing pads cannot be eliminated, so the extrapolated $f_{\rm max}$ is only 60GHz.

Acknowledgement The authors would like to thank all the members of the Microwave Devices and Integrated Circuits Department of IMECAS.

References

- [1] Liu W. Handbook of III-V heterojunction bipolar transistors. Wiley-Interscience Publisher, 1998
- [2] Dvorak M W, Matine N, Bolognesia C R. Design and performance of InP/GaAsSb/InP double heterojunction bipolar transistors. J Vac Sci Technol A,2000,18(2):761
- [3] Hafez W, Lai J W, Feng M. InP/InGaAs SHBTs with 75nm collector and $f_T > 500 \, \text{GHz}$. Electron Lett, 2003, 39 (20): 1475
- [4] Hayama N, Madihianm M, Okamoto A, et al. Self-aligned AIGaAs/GaAs heterojunction bipolar transistors for high speed integrated-circuits application. IEEE Trans Electron Devices, 1988, 35(11):1771
- [5] Miyamoto Y, Rios J M M, Dentai A G, et al. Reduction of base-collector capacitance by undercutting the collector and subcollector in GaInAs/InP DHBT's. IEEE Electron Device Lett, 1996, 17(3):97
- [6] Su Shubing, Liu Xunchun, Liu Xinyu, et al. Performance of a self-aligned InP/GaInAs SHBT with a novel T-shaped emitter. Chinese Journal of Semiconductors, 2006, 27(3):434
- [7] Yu Jinyong, Yan Beiping, Su Shubing, et al. A 162GHz self-aligned InP/InGaAs heterojunction bipolar transistor. Chinese Journal of Semiconductors, 2006, 27(10):1732
- 【8】 Xu X G, Watkins S P. GaAsSb/InP heterojunction bipolar transistors. Research & Progress of SSE, 2001, 21(1):117(in Chinese)[徐现刚, Watkins S P. GaAsSb/InP 异质结三极管. 固体电子学研究与进展, 2001, 21(1):117]
- Elias P, Kostic I, Hasenohrl S. Polar diagram of wet-etched [100] InP. International Conference on Indium Phosphide and Related Materials, 2002;229
- [10] Matine N, Dvorak M W, Pelouard J L, et al. InP in HBTs by vertical and lateral wet etching. International Conference on Indium Phosphide and Related Materials, 1998;195

基极微空气桥和发射极空气桥的 InP/InGaAs HBT*

于进勇1 刘新宇1, 苏树兵1 王润梅1 徐安怀2 齐 鸣2

(1 中国科学院徽电子研究所,北京 100029) (2 中国科学院上海微系统与信息技术研究所,上海 200050)

摘要:报道了具有基极微空气桥和发射极空气桥结构的 InP 单异质结双极型晶体管(SHBT).由于基极微空气桥和发射极空气桥结构有效地减小了寄生,发射极尺寸为 $2\mu m \times 12.5\mu m$ 的 InP HBT 的截止频率达到了 178GHz.这种器件对高速低功耗的应用非常关键,例如 OEIC 接收机以及模拟、数字转换器.

关键词: InP; 异质结双极型晶体管; 微空气桥; 空气桥; 自对准

EEACC: 2560J

中图分类号: TN385 文献标识码: A 文章编号: 0253-4177(2007)02-0154-05

^{*} 国家重点基础研究发展规划(批准号:2002CB311903)及中国科学院创新基金(批准号:KGCX2-107)资助项目

[†]通信作者.Email:xyliu@ime.ac.cn 2006-08-11 收到,2006-09-12 定稿