# A CMOS Fully Integrated Frequency Synthesizer with Stability Compensation \*

He Jie, Tang Zhangwen, Min Hao, and Hong Zhiliang

(State Key Laboratory of ASIC & System, Fudan University, Shanghai 200433, China)

**Abstract :** A complete closed-loop third-order s-domain model is analyzed for a frequency synthesizer. Based on the model and root-locus technique, the procedure for parameters design is described, and the relationship between the process, voltage, and temperature variation of parameters and the loop stability is quantitatively analyzed. A variation margin is proposed for stability compensation. Furthermore, a simple adjustable current cell in the charge pump is proposed for additional stability compensation and a novel VCO with linear gain is adopted to limit the total variation. A fully integrated frequency synthesizer from 1 to 1. 05 GHz with 250k Hz channel resolution is implemented to verify the methods.

Key words: frequency synthesizer; closed-loop third-order s-domain; loop parameters; PVT variation; stability; variation margin

EEACC: 1205; 2570D

**CLC number :** TN4 **Document code : A** Article ID : 0253-4177 (2005) 08-1524-08

### 1 Introduction

Monolithic frequency synthesizers based on charge pump PLL (CPLL) are prevailing in modern communication systems. Loop performances, such as stability,phase noise (or jitter), and switching speed, are important design criteria and discussed in many publications<sup>[1-6]</sup>. Synthesizer design is a tradeoff process to derive the parameters according to specifications. Unfortunately,current, resistor, and capacitor always vary with process, voltage, and temperature (PVT). VCO gain is always highly nonlinear. Variation and nonlinearity tend to unstabilize the loop, especially in strict conditions. In order to have stability, one way is to sacrifice performance of the phase noise and spur level suppression. The better methods are to use configurable current to compensate the change of division ratio<sup>[7]</sup> and nonlinearity of VCO gain<sup>[4]</sup>. However, these methods are of some complexity and not able to compensate for all variation factors.

A CPLL based frequency synthesizer is inherently discrete-time. Fortunately, accurate z-domain models, state space analysis<sup>[8,9]</sup>, and impulse-invariant transformation<sup>[10]</sup>, have proven that if the loop bandwidth is less than 1/20 of the reference clock, s-domain model predicts the same behavior as z-domain models. As a result, s-domain model is also suitable for a CPLL frequency synthesizer. Traditionally, closed-loop s-domain model is always simplified into second order<sup>[1,8]</sup>. However, the actual

Tang Zhangwen male, was born in 1977, assistant professor. His research interests are in LC-VCO and CMOS RF TV tuner.

Received 25 November 2004 ,revised manuscript received 13 March 2005

<sup>\*</sup> Project supported by the Shanghai Science & Technology Committee ,China Under System Design Chip (SDC) Program (No. 037062019) and the Shanghai AM (Applied Material) Funds (No. 0425)

He Jie male, was born in 1978, PhD candidate. His research interest is in integrated RF frequency synthesizer and mixed signal design.

Min Hao male, professor, adviser of PhD candidates. His research interests are in integrated circuit design and system integration.

<sup>©2005</sup> Chinese Institute of Electronics

loop is third order or even fourth order. Open-loop s-domain model is discussed in the third order<sup>[2]</sup>. Although an open-loop s-domain model is simple for analysis, the roughly defined phase margin is indirect and not able to accurately describe the closed-loop performance and predict the effect of the parameters 'PVT variation. The complete analysis on the closed-loop third-order s-domain model is still absent up to now.

In this paper, the complete analysis on the closed-loop third-order s-domain is performed to derive the design procedures for loop parameters. The effects of the parameters 'PVT variation on the stability is quantitatively analyzed with the aid of the root locus technique. An adjustable current cell in the charge pump is proposed to realize the damping factor control to compensate the total variation of the parameters ,which is based on the variation analysis. A novel cross-switched VCO with linear gain is also adopted to reduce the total variation.

## 2 Closed-loop third-order s-domain analysis and loop parameters

### 2.1 Closed-loop third-order transfer function analysis

In the typical CPLL frequency synthesizer with continuous-time loop filter, as shown in Fig. 1, the open loop transfer function is

$$H_{o}(s) = \frac{K_{CP} K_{VCO}}{N} \times \frac{Z(s)}{s}$$
(1)

where  $K_{CP}$  is the gain of phase detector and charge pump, Z(s) is the impedance of loop filter.

$$K_{CP} = \frac{I_{CP}}{2}, Z(s) = \frac{b}{C_1} \times \frac{s + z}{s(s + p)},$$
$$z = \frac{1}{RC_1}, p = (b + 1) z$$

Here *b* is the ratio between  $C_1$  and  $C_2$ . The open loop transfer function can be rewritten as

$$H_{o}(s) = K \frac{s + z}{s^{2}(s + p)}$$
(2)

where 
$$K = \frac{K_{\rm CP} K_{\rm VCO} b}{N C_1}$$




Fig. 1 Architecture of frequency synthesizer

Closed-loop transfer functions have been simplified to second order and discussed in Ref. [1]. However, the simplified analysis will miss some implicit relationships between the parameters and performance. The complete closed-loop third-order transfer function must be considered as following,

$$H(s) = \frac{NH_{0}(s)}{1 + H_{0}(s)} = \frac{NK(s + z)}{s^{3} + ps^{2} + Ks + Kz}$$
$$= \frac{NK(s + z)}{(s^{2} + 2 ps^{2} + 2 ps^{2})(s + ps^{3})}$$
(3)

where n is the nature frequency, is the damping factor,  $p_3$  is the closed-loop single pole.

The relationship of zeros and poles between open-loop and closed-loop is summarized as

$$2_{n} + p_{3} = p$$
 (4)

$${}^{2}_{n} + 2_{n} {}_{p3} = K$$
 (5)

$${}^{2}_{n p3} = K_{z}$$
 (6)

According to Eqs. (4) ~ (6) , the analytical equation is derived ,

 $2 \quad {}^{2}_{n} - ((4 \quad {}^{2} - 1) \quad {}_{z} + {}_{p}) \quad {}_{n} + 2 \quad {}_{p} \quad {}_{z} = 0 \quad (7)$ Suppose  $_{n} = m \quad {}_{z}$ , where *m* is the nature frequency factor. Take it into Eq. (7) , and then derive

 $2 m^{2} - (4^{2} + b) m + 2 (b + 1) = 0$  (8) Solving Eq. (8), *m* can be expressed as a function of *b* and *i*, *i*. *e*. *m* = *m*(*b*, *i*).

From Eq. (4) , the third pole  $p_3$  in the closedloop transfer function can be expressed as

$$p_3 = (b + 1 - 2 m)_z$$
 (9)

which is often neglected by the second order simplification.

#### 2.2 Loop parameters design

The target of loop parameters design is to achieve the desirable loop performance. With the closed-loop analysis, it is possible to design the damping factor and nature frequency directly. The nature frequency is always dependent on the damping factor; consequently, a damping factor could be set as a target at the beginning of parameter design , for example , = 1. Capacitor ratio b should also be predefined. On the one hand, a small b makes the pole  $_{p}$  close to the zero  $_{z}$ , and results in the low frequency closed-loop pole <sub>p3</sub>. This can better filter high frequency noise from input and divider, and better attenuate clock injection spurs from the charge pump. On the other hand, b must be larger than 8 for stability<sup>[8]</sup>. Then , b might be set to 9 or 10 for the best possible noise performance at the beginning.

Taking  $n = m_z$  and  $p = (b + 1)_z$  into Eqs. (4) and (5) , gain factor K can be expressed as

$$K = k(b, ) \frac{2}{z}$$
 (10)

where k(b, ) is also a function of b and , it is expressed as

 $k(b, ) = (1 - 4^{2}) m^{2} + 2 (b + 1) m$  (11) For  $K = bI_{CP} K_{VCO}/2 N C_{1}$ , then  $k(b, )^{2} = bI_{CP} \times K_{VCO}/2 N C_{1}$ , resistor R can be expressed as

$$R = \frac{2 N k(b, \cdot)}{b I_{\rm CP} K_{\rm VCO}} z$$
(12)

Loop bandwidth  $_{c}$  is an important parameter. As mentioned early, s domain model is accurate in the whole bandwidth only if the loop bandwidth is no larger than 1/20 reference frequency<sup>[9]</sup>. Because it is difficult to design a pretty low noise VCO in CMOS technology, it is preferable to have a high loop bandwidth. High loop bandwidth also has the advantage of a fast switching speed. A good initial loop bandwidth is 1/25 reference frequency. From Eq. (2) , let  $s = j_{c}$  and  $|H(j_{c})| = 1$ , with Eq. (10) , zero  $_{z}$  can be calculated as

$$z = \frac{1}{n(b, )} c \qquad (13)$$

where n(b, ) is the function of b and ,too. Until now, the procedure to determine the loop parameters is

(P.1) Find Kyco from simulation.

(P. 2) Select capacitor ratio b and damping factor  $_0$ , then calculate m, n, and k.

(P. 3) Select loop bandwidth  $_{c}$  according to reference clock ,a good start-point :  $_{c} = _{ref}/25$ .

(P. 4) Calculate zero z, n, and  $p_3$ .

(P. 5) Choose charge pump current  $I_{CP}$ , and dividing ratio N.

(P. 6) Calculate R from Eq. (12) , if R is too large , increase the pump current  $I_{CP}$  and recalculate R until its value is reasonable.

(P. 7) Calculate  $C_1$ ,  $C_2$ , if the value is too large, decrease pump current  $I_{CP}$ , and go to P. 6.

#### 2.3 Parameters variation, stability, and margins

Basically, loop transfer function changes with N to synthesize various frequencies. A configurable charge pump is used to keep the ratio  $N/K_{CP}$  to maintain the loop performance<sup>[7]</sup>. The undetermined parameters variation still arises from process, temperature, and voltage. Traditionally, phase margin optimization is simple and always used to determine the loop parameters<sup>[2]</sup>. A primary phase margin should be pre-defined for calculation, which is usually set to about 50°. However, variation of loop parameters changes the phase margin. Phase margin optimization technique cannot predict how much variation it can tolerate. Root locus technique could be adopted to illustrate the influence of parameters 'variation. The parameters such as  $I_{CP}$ , R,  $C_1$ ,  $C_2$ , and  $K_{VCO}$  will vary with PVT variation. What are the influences of the variation?

Figure 2 is the root locus of the loop. Poles migrate with the factor K'. Points B, C are the boundary to avoid under-damping behavior. To margin the loop parameter variation, for example, point A can be selected to identify the system, and the damping factor is 1. If the gain factor K' deviates smaller than the designed value, poles will migrate towards point B and its conjugate pole, as well as the damping factor becoming smaller. If the gain factor K ' deviates larger than the designed value ,poles will migrate to point C and the zero through the locus, as well as the damping factor becoming larger at the start and then smaller after passing around point D. When poles exceed the boundary ,the loop might become under damping.




Fig. 2 Root locus plot of loop

With designed damping factor  $_0$ , rewrite Eq. (12) to

$$k(b, 0) = \frac{K_{\rm VCO} I_{\rm CP} b R^2 C_1}{2 N}$$
(14)

Due to the technology, temperature, and voltage variation, the changes of  $I_{CP}$ ,  $K_{VCO}$ , R,  $C_1$ , and  $C_2$  will disturb the closed loop poles. The actual damping factor results in :

$$k(b, ) = k(b, _{0}) = \times \frac{K_{\text{VCO}} I_{\text{CP}} b R^{2} C_{1}}{2 N}$$
 (15)

where is named as variation factor. Now consider the boundary condition:  $_{\rm B} = 0.707$ , which results max and min. max is the top boundary of total parameter variation and min is the bottom boundary. For example, if  $_0 = 1$  and b = 9, then max = 1.57 and min = 0.65, and the loop could tolerate a total 35 % parameters variation at least. Variation margin can be defined as the minimum of max - 1 and  $1 - \min$ . In fact, there exists an optimum variation margin, which corresponds to an optimum damping factor opt larger than 0. Due to mathematical complexity, optimum damping factor is not discussed here. For a small b,  $_0 = 1$  is acceptable approximation for  $_{opt}$ . Quantitative analysis based on thirdorder model accurately shows the effect of parameters variation on the closed-loop damping factor and stability. Additionally, variation margin increases with b. If the predicted variation margin cannot tolerate the total maximum PVT variation, then bshould be increased for the large variation margin.

### **3** Circuit implementation

#### 3.1 Phase detector

Due to the slow input frequency, a phase detector can be implemented with the most popular D flip-flop tri-state configuration<sup>[11]</sup>. There are deadzone elimination delay chain and differential outputs equalization.

### 3.2 Charge pump with stability compensation current cell and loop filter

A differential charge pump has better supply noise rejection performance and phase noise performance<sup>[12]</sup>. Figure 3 is the schematic of the charge pump. Due to differential architecture, ideal matched charge pump and loop filter can eliminate the problems by clock feed through and charge injection.

However, the mismatch always exists and the problems with the mismatch should be considered. First, level shifters are used to reduce the swings of switch signals to attenuate the clock feed through. Half reduction of swing improves the performance of reference spur suppression by 6dB. Second, channel charge injection from switch transistors, e. g. PM1 and NM1, can be attenuated with isolation by saturated transistors, e. g. PM3 and NM3.

In section 2 ,parameters variation has been analyzed. If the total variation exceeds the boundary of stability, i. e.  $(\min, \max)$ , current adjustment can take the loop back to the stable state. A proposed double-half adjustable current cell is shown in Fig. 4. The current cell consists of four branches, of




Fig. 3 Differential charge pump schematic




Fig. 4 Proposed current cell with double-half adjustment

which two are ON and two are OFF in default. If is larger than max, it should decrease the current  $I_{CP}$  by disable (nDEC = 0) one current branch to half the factor . If is smaller than min, then increase  $I_{CP}$  by enable (INC = 1) two current branches to double the factor. For example, if  $_{min} =$ 0.5, max = 1.5, Kvco / Kvco = 0.2,  $I_c / I_c = 0.2$ , R/R = 0.2, and  $C_1/C_1 = 0.1$ , the worst total negative variation without adjustment according to Eq. (15) is 0. 37, which is below  $_{min}$ , and the loop tends to be under-damping. With the current double adjustment, the total variation factor becomes 0.74, which is acceptable. The similar half adjustment is for the worst positive variation. The simple current cell can replace the transistor NM0 and PM0 in Fig. 3. There is also a complex technique that adjusts current to keep the ratio  $I_{CP}/N$  as N changes<sup>[7]</sup>. The obvious improvement here is that extra variation is considered ,contributed from not only N but also the charge pump current  $I_{CP}$ , loop filter ,and VCO gain  $K_{VCO}$ .

#### 3.3 Linear gain VCO

VCO comprises complementary cross-coupled negative  $G_m$  pairs and LC-tank, as shown in Fig. 5.  $V_{c_p}$  and  $V_{c_n}$  are differential control nodes to increase the linearity of  $K_{vco}$  by symmetry. The tank consists of inductor, capacitor, and cross-switched varactors. The varactors are realized by MIM capacitors and the cross switches are realized by transistors. Excellent linear property has been demonstrated in Ref. [13]. The better linear VCO gain results in smaller variation and is better for the stability. Phase noise performance can also be improved with inductors L1,L2 and capacitors C1 ~ C3.

#### 3.4 Divider

A divider is implemented in ripple-like localfeedback architecture<sup>[14]</sup>. The divider has a range from  $2^k$  to  $2^{n+1}$ -1. The most important benefit of the structure is to reuse the 2/3 divider cell. The cell could be implemented with the true-singlephase-clock(TSPC) logic.




Fig. 5 Differential complementary cross-coupled-begative- $G_m$  VCO with cross-switched varactor

### 4 Simulation and verification

The fully integrated frequency synthesizer is implemented in 0.  $25\mu$ m CMOS RF technology. Micrographic is shown in Fig. 6. The synthesized frequency ranges from 1 to 1. 05 GHz with resolution 250k Hz. This results in a large frequency-dividing ratio of about 4000. The parameters are summarized in Table 1.




Fig. 6 Micrographic of frequency synthesizer

Table 1   Design parameters summary	
Kvco	20 ~ 40M Hz/ V
N	4000 ~ 4200
ICP	20µA
fc	10k Hz
<i>b</i>	10
<i>R</i>	460k
<i>C</i> 1	112p F
C2	11. 2p F
f ref	250k Hz
0	1
max	1. 68
min	0. 63

Damping factor variation is simulated with the technology variations. In typical CMOS technology, suppose R/R = 0.2 and C/C = 0.1 at the worst corner. Current can always be trimmed externally and of variation limited in 10 %. Due to the nonlinearity of the VCO tuning curve, K<sub>VCO</sub> varies more widely than other parameters. From LC-VCO analysis, variation of  $K_{VCO}$  is within 50 % by careful design<sup>[13]</sup>. In this example, the design value is set at 30M Hz/V after simulation. The division ratio N will also contribute to the variation factor. In this verification, the division ratio contributes little to variation factor because of its relative small change. Then ,the worst negative variation factor is 0. 26 and the worst positive variation factor is 2. 6. The simulated step responses are shown in Fig. 7, including curves with no variation, worst negative variation, and worst positive variation. Negative variation tends to make the loop under-damping more obviously than positive variation. The reason is that the dominant pole  $p_3$  in positive variation is




Fig. 7 Step responses for technology variations

real, but not complex, as in negative variation. However, large positive variation is not desired due to the small ripple caused by under-damping. The measured channel switching responses of control voltage are shown in Fig. 8. To verify the variation factor analysis, VCO operates at 1GHz with gain smaller than 30M Hz/V. Normally, the charge pump current is trimmed to the designed value by the external reference  $I_{ref}$ , when no adjustment is required and the response of the loop is stable because of the variation margin. After the external reference current is set 60 % smaller than designed value, the extra negative variation of charge pump current is introduced and the loop goes to underdamping. With the double adjustment of variation factor, the switching response is compensated and more stable than that without adjustment.




Fig. 8 Channel switching responses of control voltage for variation factor adjustment test, with 60 % extra current reduction

### 5 Conclusion

The complete closed-loop third-order s domain model is analyzed. Based on the analysis, a procedure for parameter design is proposed for the frequency synthesizer, and the margin for the total parameters ' PVT variation is quantitatively analyzed. It is suggested that the damping factor  $_0 = 1$ is a good start to variation toleration. For more variation, a double-half adjustable current cell in the charge pump is proposed to compensate the variation for the stability. Additionally, a novel VCO with linear gain is adopted to limit the total variation, for the stability concerns. The simulation and measurement results well verify the analysis and methods with the example.

Acknowledge The authors would like to thank Li Fuxiao ,Chen Zai ,and Wang Xiuying for chip package and testing. We would also like to thank Liu Chenbo , Yi Wei ,and Jiang Qifeng of Shanghai Research Center for Integrated Circuit Design ,China , for the support of MPW service.

#### References

- Wilson W B, Moon U K, Lakshmikumar K R, et al. A CMOS self-calibrating frequency synthesizer. IEEE J Solid-State Circuits, 2000, 35(10):1437
- [2] Rategh H R, Samavati H, Lee T H. A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver. IEEE J Solid-State Circuits, 2000,35(5):780
- [3] Colleran D M, Portmann C, Hassibi A, et al. Optimization of phase-locked loop circuits via geometric programming. Custom Integrated Circuits Conference, 2003:377
- [4] Craninckx J ,Steyaert M. A fully integrated CMOS DCS-1800 frequency synthesizer. IEEE J Solid-State Circuits, 1998, 33 (12):2054
- [5] Terrovitis M, Mack M, Singh K, et al. A 3. 2 to 4 GHz 0. 25µm CMOS frequency synthesizer for IEEE 802. 11a/ b/ g WLAN.
   IEEE International Solid-State Circuits Conference ,2004:98
- [6] Zhao Hui, Ren Junyan, Zhang Qianling. A 900MHz CMOS PLL/frequency synthesizer initialization circuit. Chinese Journal of Semiconductors, 2003, 24(12):1244
- [7] Larsson P. A 2-1600-MHz CMOS clock recovery PLL with low-V<sub>dd</sub> capability. IEEE J Solid-State Circuits, 1999, 34(12): 1951
- [8] Gardner F M. Charge-pump phase-lock loops. IEEE Trans Commun, 1980, 28 (11):1849
- [9] Hanumolu P K, Casper B, Mooney R, et al. Analysis of charge-pump phase-locked loops. IEEE Trans Circuits & Systems I:Regular Papers ,2004 ,51 (9) :1665
- [10] Hein J P, Scott J W. z-domain model for discrete-time PLL 's. IEEE Trans Circuits and Systems, 1988, 35(11):1393
- [11] Razavi B. RF microelectronics. Prentice Hall Press, 2000
- [12] Lin Li, Tee L, Gray P R. A I. 4 GHz difference low-noise CMOS frequency synthesizer using a wideband PLL architecture. IEEE International Solid-State Circuits Conference, 2000:204
- [13] Tang Zhangwen. LC voltage-controlled oscillators. PhD Dissertion, Fudan University, 2004

[14] Vaucher C S. An adaptive PLL tuning system architecture combining high spectral purity and fast setting time. IEEE J Solid-State Circuits ,2000 ,35(4) :490

## CMOS 集成频率综合器的稳定性补偿<sup>\*</sup>

### 何 捷 唐长文 闵 昊 洪志良

(复旦大学专用集成电路与系统国家重点实验室,上海 200433)

摘要:通过分析频率综合器的完整三阶闭环 s 域模型,同时采用根轨迹分析技术,定量分析了工艺、电压和温度引起的环路参数变化对频率综合器稳定性的影响,并提出变化裕量的概念来进行稳定性分析和参数设计.为了获得更加稳定的系统,在电荷泵中设计了结构简单的电流单元用于补偿额外的参数变化,并采用线性压控增益的 VCO 来减小参数的变化.最后设计了一个分辨率为 250kHz,频率范围为 1~1.05 GHz 的集成频率综合器来验证上述的 分析和设计方法.

关键词:频率综合器;闭环三阶 s 域;环路参数; PV T 变化;稳定性;变化裕量
EEACC: 1205; 2570D
中图分类号: TN4 文献标识码: A 文章编号: 0253-4177(2005)08-1524-08

<sup>\*</sup>上海市科学技术委员会 2003 年度集成电路设计科技专项(批准号:037062019)和上海应用材料研究与发展基金(批准号:0425)资助项目

何 捷 男,1978年出生,博士研究生,研究方向为集成射频频率综合器设计和混合信号设计.

唐长文 男,1977年出生,助理研究员,研究方向为低相位噪声电感电容压控振荡器和 CMOS 射频电视调谐器.

闵 吴 男,教授,博士生导师,研究方向为集成电路设计和系统集成.